

SN8P2712 Series

USER'S MANUAL

Preliminary Version 0.3

SN8P2712

SONiX 8-Bit Micro-Controller

SONiX reserves the right to make change without further notice to any products herein to improve reliability, function or design. SONiX does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. SONiX products are not designed, intended, or authorized for use as components in systems intended, for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SONiX product could create a situation where personal injury or death may occur. Should Buyer purchase or use SONiX products for any such unintended or unauthorized application. Buyer shall indemnify and hold SONiX and its officers, employees, subsidiaries, affiliates and distributors harmless against all claims, cost, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use even if such claim alleges that SONiX was negligent regarding the design or manufacture of the part.

AMENDENT HISTORY

Version	Date	Description
VER 0.1	May. 2010	First issue.
VER 0.2	Jun. 2010	Modify SN8P2712 EV-kit PCB Outline
VER 0.3	Jun. 2010	Modify "SN8P2712 EV-KIT" JP2 description.

Table of Content

AMENDMENT HISTORY.....	2
1 PRODUCT OVERVIEW.....	8
1.1 FEATURES.....	8
1.2 SYSTEM BLOCK DIAGRAM.....	9
1.3 PIN ASSIGNMENT.....	9
1.4 PIN DESCRIPTIONS.....	10
1.5 PIN CIRCUIT DIAGRAMS.....	11
2 CENTRAL PROCESSOR UNIT (CPU).....	12
2.1 PROGRAM MEMORY (ROM).....	12
2.1.1 RESET VECTOR (0000H).....	13
2.1.2 INTERRUPT VECTOR (0008H).....	14
2.1.3 LOOK-UP TABLE DESCRIPTION.....	16
2.1.4 JUMP TABLE DESCRIPTION.....	18
2.1.5 CHECKSUM CALCULATION.....	20
2.2 DATA MEMORY (RAM).....	21
2.2.1 SYSTEM REGISTER.....	21
2.2.1.1 SYSTEM REGISTER TABLE.....	21
2.2.1.2 SYSTEM REGISTER DESCRIPTION.....	21
2.2.1.3 BIT DEFINITION of SYSTEM REGISTER.....	22
2.2.2 ACCUMULATOR.....	24
2.2.3 PROGRAM FLAG.....	25
2.2.4 PROGRAM COUNTER.....	26
2.2.5 H, L REGISTERS.....	29
2.2.6 Y, Z REGISTERS.....	30
2.2.7 R REGISTER.....	30
2.3 ADDRESSING MODE.....	31
2.3.1 IMMEDIATE ADDRESSING MODE.....	31
2.3.2 DIRECTLY ADDRESSING MODE.....	31
2.3.3 INDIRECTLY ADDRESSING MODE.....	31
2.4 STACK OPERATION.....	32
2.4.1 OVERVIEW.....	32
2.4.2 STACK REGISTERS.....	33
2.4.3 STACK OPERATION EXAMPLE.....	34
2.5 CODE OPTION TABLE.....	35
2.5.1 Fcpu code option.....	35

2.5.2	<i>Reset_Pin code option</i>	35
2.5.3	<i>Security code option</i>	36
2.5.4	<i>Noise Filter code option</i>	36
2.5.5	<i>Low_Power code option</i>	36
3	RESET	37
3.1	OVERVIEW	37
3.2	POWER ON RESET	38
3.3	WATCHDOG RESET	38
3.4	BROWN OUT RESET.....	38
3.5	THE SYSTEM OPERATING VOLTAGE	39
3.6	LOW VOLTAGE DETECTOR (LVD)	39
3.7	BROWN OUT RESET IMPROVEMENT.....	41
3.8	EXTERNAL RESET	42
3.9	EXTERNAL RESET CIRCUIT	42
3.9.1	<i>Simply RC Reset Circuit</i>	42
3.9.2	<i>Diode & RC Reset Circuit</i>	43
3.9.3	<i>Zener Diode Reset Circuit</i>	43
3.9.4	<i>Voltage Bias Reset Circuit</i>	44
3.9.5	<i>External Reset IC</i>	44
4	SYSTEM CLOCK	45
4.1	OVERVIEW	45
4.2	F _{CPU} (INSTRUCTION CYCLE).....	45
4.3	NOISE FILTER.....	46
4.4	SYSTEM HIGH-SPEED CLOCK.....	46
4.5	HIGH_CLK CODE OPTION.....	46
4.5.1	<i>INTERNAL HIGH-SPEED OSCILLATOR RC TYPE (IHRC)</i>	46
4.5.2	<i>EXTERNAL HIGH-SPEED OSCILLATOR</i>	46
4.5.3	<i>EXTERNAL OSCILLATOR APPLICATION CIRCUIT</i>	47
4.6	SYSTEM LOW-SPEED CLOCK	48
4.7	OSCM REGISTER	49
4.8	SYSTEM CLOCK MEASUREMENT	49
4.9	SYSTEM CLOCK TIMING	50
5	SYSTEM OPERATION MODE	53
5.1	OVERVIEW	53
5.2	NORMAL MODE	54
5.3	SLOW MODE	54
5.4	POWER DOWN MDOE.....	54
5.5	GREEN MODE	55

5.6	OPERATING MODE CONTROL MACRO	56
5.7	WAKEUP.....	57
5.7.1	OVERVIEW.....	57
5.7.2	WAKEUP TIME.....	57
6	INTERRUPT	58
6.1	OVERVIEW	58
6.2	INTEN INTERRUPT ENABLE REGISTER	59
6.3	INTRQ INTERRUPT REQUEST REGISTER.....	59
6.4	GIE GLOBAL INTERRUPT OPERATION.....	60
6.5	PUSH, POP ROUTINE.....	61
6.6	EXTERNAL INTERRUPT OPERATION (INT0).....	62
6.7	T0 INTERRUPT OPERATION	63
6.8	TC0 INTERRUPT OPERATION.....	64
6.9	ADC INTERRUPT OPERATION	65
6.10	MULTI-INTERRUPT OPERATION.....	66
7	I/O PORT	67
7.1	OVERVIEW	67
7.2	I/O PORT MODE	68
7.3	I/O PULL UP REGISTER.....	69
7.4	I/O PORT DATA REGISTER.....	70
7.5	PORT 0/4 ADC SHARE PIN	71
8	TIMERS.....	74
8.1	WATCHDOG TIMER.....	74
8.2	T0 8-BIT BASIC TIMER.....	76
8.2.1	OVERVIEW.....	76
8.2.2	T0 Timer Operation	77
8.2.3	T0M MODE REGISTER	78
8.2.4	T0C COUNTING REGISTER.....	78
8.2.5	T0 TIMER OPERATION EXPLAME.....	79
8.3	TIMER/COUNTER 0 (TC0).....	80
8.3.1	OVERVIEW	80
8.3.2	TC0 TIMER OPERATION.....	81
8.3.3	TC0M MODE REGISTER.....	82
8.3.4	TC0C COUNTING REGISTER	83
8.3.5	TC0R AUTO-LOAD REGISTER.....	83
8.3.6	TC0 EVENT COUNTER	84
8.3.7	TC0 CLOCK FREQUENCY OUTPUT (BUZZER)	84
8.3.8	PULSE WIDTH MODULATION (PWM).....	85

8.3.9	<i>TC0 TIMER OPERATION EXPLAME</i>	86
8.4	PWM1 GENERATOR (TC1)	89
8.4.1	<i>OVERVIEW</i>	89
8.4.2	<i>TC1M MODE REGISTER</i>	89
8.4.3	<i>TC1C COUNTING REGISTER</i>	90
8.4.4	<i>TC1R AUTO-LOAD REGISTER</i>	90
8.4.5	<i>PULSE WIDTH MODULATION (PWM)</i>	91
8.4.6	<i>PWM1 OPERATION EXPLAME</i>	92
8.5	PWM2 GENERATOR (TC2)	93
8.5.1	<i>OVERVIEW</i>	93
8.5.2	<i>TC2M MODE REGISTER</i>	93
8.5.3	<i>TC2C COUNTING REGISTER</i>	94
8.5.4	<i>TC2R AUTO-LOAD REGISTER</i>	94
8.5.5	<i>PULSE WIDTH MODULATION (PWM)</i>	95
8.5.6	<i>PWM2 OPERATION EXPLAME</i>	96
8.6	PWM3 GENERATOR (TC3)	97
8.6.1	<i>OVERVIEW</i>	97
8.6.2	<i>TC3M MODE REGISTER</i>	97
8.6.3	<i>TC3C COUNTING REGISTER</i>	98
8.6.4	<i>TC3R AUTO-LOAD REGISTER</i>	98
8.6.5	<i>PULSE WIDTH MODULATION (PWM)</i>	99
8.6.6	<i>PWM3 OPERATION EXPLAME</i>	100
9	12 CHANNEL ANALOG TO DIGITAL CONVERTER (ADC)	101
9.1	OVERVIEW	101
9.2	ADC MODE REGISTER	102
9.3	ADC DATA BUFFER REGISTERS	103
9.4	ADC REFERENCE VOLTQAGE REGISTERS	104
9.5	ADC OPERATION DESCRIPTION AND NOTIC	104
9.5.1	<i>ADC SIGNAL FORMAT</i>	104
9.5.2	<i>ADC CONVERTING TIME</i>	105
9.5.3	<i>ADC PIN CONFIGURATION</i>	106
9.6	ADC OPERATION EXAMLPE	107
9.7	ADC APPLICATION CIRCUIT	109
10	INSTRUCTION TABLE	110
11	ELECTRICAL CHARACTERISTIC	111
11.1	ABSOLUTE MAXIMUM RATING	111
11.2	ELECTRICAL CHARACTERISTIC	111
11.3	CHARACTERISTIC GRAPHS	113

12	DEVELOPMENT TOOL.....	114
12.1	SN8P2712 EV-KIT	114
12.2	ICE AND EV-KIT APPLICATION NOTIC	117
13	OTP PROGRAMMING PIN	118
13.1	WRITER TRANSITION BOARD SOCKET PIN ASSIGNMENT	118
13.2	PROGRAMMING PIN MAPPING:.....	119
14	MARKING DEFINITION	120
14.1	INTRODUCTION	120
14.2	MARKING INDETIFICATION SYSTEM	120
14.3	MARKING EXAMPLE.....	120
14.4	DATECODE SYSTEM	121
15	PACKAGE INFORMATION	122
15.1	P-DIP 18 PIN.....	122
15.2	SOP 18 PIN	123
15.3	SSOP 20 PIN	124

1 PRODUCT OVERVIEW


1.1 FEATURES

- ◆ **Memory configuration**
ROM size: 2K * 16 bits.
RAM size: 96 * 8 bits.
- ◆ **8 levels stack buffer.**
- ◆ **4 interrupt sources**
3 internal interrupts: T0, TC0, ADC
1 external interrupt: INT0
- ◆ **I/O pin configuration**
Bi-directional: P0, P4.
Input only: P0.1.
Pull-up resistors: P0, P4.
Wakeup: P0 level change.
ADC input pin: P4.0~P4.7, P0.4~P0.7.
External interrupt trigger edge: P0.0 controlled by PEDGE register.
- ◆ **3-Level LVD**
Reset system and power monitor.
- ◆ **Build-in low power option to lower power consumption.**
- ◆ **Powerful instructions**
Instruction's length is one word.
Most of instructions are one cycle only.
All ROM area JMP/CALL instruction.
All ROM area lookup table function (MOVC).
- ◆ **Fcpu (Instruction cycle)**
 $F_{cpu} = F_{osc}/1, F_{osc}/2, F_{osc}/4, F_{osc}/8, F_{osc}/16, F_{osc}/32, F_{osc}/64, F_{osc}/128.$
- ◆ **One T0 8-bit basic timer with RTC (0.5sec).**
- ◆ **One TC0 8-bit timer with external event counter, Buzzer and PWM.**
- ◆ **3-ch 8-bit PWM (TC1, TC2, TC3) without interrupt.**
- ◆ **12-channel 12-bit SAR ADC with 4-level internal reference voltage source (VDD, 4V, 3V, 2V).**
- ◆ **On chip watchdog timer and clock source is Internal low clock RC type (16KHz(3V), 32KHz(5V))**
- ◆ **4 system clocks**
External high clock: RC type up to 10 MHz
External high clock: Crystal type up to 16 MHz
Internal high clock: 16MHz RC type
Internal low clock: RC type 16KHz(3V), 32KHz(5V)
- ◆ **4 operating modes**
Normal mode: Both high and low clock active
Slow mode: Low clock only.
Sleep mode: Both high and low clock stop
Green mode: Periodical wakeup by timer
- ◆ **Package (Chip form support)**
DIP 18 pin
SOP 18 pin
SSOP 20 pin

F Features Selection Table

CHIP	ROM	RAM	Stack	Timer			I/O	ADC	ADC Int. Ref.	PWM	Buzzer	Wake-up Pin No.	Package
				T0	TC0	TC1							
SN8P2711A	1K	64	4	V	V	V	12	5+1	V	2	2	5	DIP14/SOP14/SSOP16
SN8P2722	2K	128	8	V	V	-	18	5	-	1	1	8	DIP20/SOP20/SSOP20
SN8P2712	2K	96	8	V	V	-	16	12	V	4	1	8	DIP18/SOP18/SSOP20

1.2 SYSTEM BLOCK DIAGRAM



1.3 PIN ASSIGNMENT

SN8P2712P (DIP 18 pin)
SN8P2712S (SOP 18 pin)

VDD	1	U	18	VSS
XIN/P0.3	2		17	P4.7/AIN7
XOUT/P0.2	3		16	P4.6/AIN6
RST/VPP/P0.1	4		15	P4.5/AIN5
P0.0/INT0	5		14	P4.4/AIN4
P0.7/AIN11/PWM0/BZ0	6		13	P4.3/AIN3
P0.6/AIN10/PWM1	7		12	P4.2/AIN2
P0.5/AIN9/PWM2	8		11	P4.1/AIN1
P0.4/AIN8/PWM3	9		10	P4.0/AIN0/AVREFH

SN8P2712X (SSOP 20 pin)


NC	1	U	20	NC
VDD	2		19	VSS
XIN/P0.3	3		18	P4.7/AIN7
XOUT/P0.2	4		17	P4.6/AIN6
RST/VPP/P0.1	5		16	P4.5/AIN5
P0.0/INT0	6		15	P4.4/AIN4
P0.7/AIN11/PWM0/BZ0	7		14	P4.3/AIN3
P0.6/AIN10/PWM1	8		13	P4.2/AIN2
P0.5/AIN9/PWM2	9		12	P4.1/AIN1
P0.4/AIN8/PWM3	10		11	P4.0/AIN0/AVREFH

1.4 PIN DESCRIPTIONS


PIN NAME	TYPE	DESCRIPTION
VDD, VSS	P	Power supply input pins for digital and analog circuit.
P0.1/RST/VPP	I, P	RST: System external reset input pin. Schmitt trigger structure, active “low”, normal stay to “high”.
		VPP: OTP 12.3V power input pin in programming mode. P0.1: Input only pin with Schmitt trigger structure and no pull-up resistor. Level change wake-up.
XIN/P0.3	I/O	XIN: Oscillator input pin while external oscillator enable (crystal and RC).
		P0.3: Bi-direction pin. Schmitt trigger structure as input mode. Built-in pull-up resistors. Level change wake-up.
XOUT/P0.2	I/O	XOUT: Oscillator output pin while external crystal enable.
		P0.2: Bi-direction pin. Schmitt trigger structure as input mode. Built-in pull-up resistors. Level change wake-up.
P0.0/INT0	I/O	P0.0: Bi-direction pin. Schmitt trigger structure as input mode. Built-in pull-up resistors. Level change wake-up.
		INT0: External interrupt 0 input pin.
P0.4/AIN8/PWM3	I/O	P0.4: Bi-direction pin. Schmitt trigger structure as input mode. Built-in pull-up resistors. Level change wake-up.
		AIN8: ADC analog input pin.
		PWM3: TC3 PWM output pin.
P0.5/AIN9/PWM2	I/O	P0.5: Bi-direction pin. Schmitt trigger structure as input mode. Built-in pull-up resistors. Level change wake-up.
		AIN9: ADC analog input pin.
		PWM2: TC2 PWM output pin.
P0.6/AIN10/PWM1	I/O	P0.6: Bi-direction pin. Schmitt trigger structure as input mode. Built-in pull-up resistors. Level change wake-up.
		AIN10: ADC analog input pin.
		PWM1: TC1 PWM output pin.
P0.7/AIN11/ PWM0/BZ0	I/O	P0.7: Bi-direction pin. Schmitt trigger structure as input mode. Built-in pull-up resistors. Level change wake-up.
		AIN11: ADC analog input pin.
		PWM0: TC0 PWM output pin.
		BZ0: TC0 buzzer output pin.
P4.0/AIN0/AVREFH	I/O	P4.0: Bi-direction pin. Schmitt trigger structure as input mode. Built-in pull-up resistors.
		AIN0: ADC analog input pin.
		AVREFH: ADC reference high voltage input pin.
P4.1/AIN1	I/O	P4.1: Bi-direction pin. Schmitt trigger structure as input mode. Built-in pull-up resistors.
		AIN1: ADC analog input pin.
P4.2/AIN2	I/O	P4.2: Bi-direction pin. Schmitt trigger structure as input mode. Built-in pull-up resistors.
		AIN2: ADC analog input pin.
P4.3/AIN3	I/O	P4.3: Bi-direction pin. Schmitt trigger structure as input mode. Built-in pull-up resistors.
		AIN3: ADC analog input pin.
P4.4/AIN4	I/O	P4.4: Bi-direction pin. Schmitt trigger structure as input mode. Built-in pull-up resistors.
		AIN4: ADC analog input pin.
P4.5/AIN5	I/O	P4.5: Bi-direction pin. Schmitt trigger structure as input mode. Built-in pull-up resistors.
		AIN5: ADC analog input pin.
P4.6/AIN6	I/O	P4.6: Bi-direction pin. Schmitt trigger structure as input mode. Built-in pull-up resistors.
		AIN6: ADC analog input pin.
P4.7/AIN7	I/O	P4.7: Bi-direction pin. Schmitt trigger structure as input mode. Built-in pull-up resistors.
		AIN7: ADC analog input pin.

1.5 PIN CIRCUIT DIAGRAMS


I Reset shared pin structure:




I Oscillator shared pin structure:




I GPIO structure:



I ADC shared pin with reference high voltage structure:




I ADC shared pin structure:



2 CENTRAL PROCESSOR UNIT (CPU)

2.1 PROGRAM MEMORY (ROM)

F 2K words ROM



The ROM includes Reset vector, Interrupt vector, General purpose area and Reserved area. The Reset vector is program beginning address. The Interrupt vector is the head of interrupt service routine when any interrupt occurring. The General purpose area is main program area including main loop, sub-routines and data table.

2.1.1 RESET VECTOR (0000H)

A one-word vector address area is used to execute system reset.

- F Power On Reset (NT0=1, NPD=0).
- F Watchdog Reset (NT0=0, NPD=0).
- F External Reset (NT0=1, NPD=1).

After power on reset, external reset or watchdog timer overflow reset, then the chip will restart the program from address 0000h and all system registers will be set as default values. It is easy to know reset status from NT0, NPD flags of PFLAG register. The following example shows the way to define the reset vector in the program memory.

Ø Example: Defining Reset Vector

```

                ORG      0          ; 0000H
                JMP      START     ; Jump to user program address.
                ...

START:         ORG      10H        ; 0010H, The head of user program.
                ...              ; User program
                ...

                ENDP             ; End of program

```

2.1.2 INTERRUPT VECTOR (0008H)

A 1-word vector address area is used to execute interrupt request. If any interrupt service executes, the program counter (PC) value is stored in stack buffer and jump to 0008h of program memory to execute the vectored interrupt. Users have to define the interrupt vector. The following example shows the way to define the interrupt vector in the program memory.

- **Note: "PUSH", "POP" instructions save and load ACC/PFLAG without (NT0, NPD). PUSH/POP buffer is a unique buffer and only one level.**

Ø **Example: Defining Interrupt Vector. The interrupt service routine is following ORG 8.**

```
.CODE
    ORG      0          ; 0000H
    JMP     START      ; Jump to user program address.
    ...

    ORG      8          ; Interrupt vector.
    PUSH                     ; Save ACC and PFLAG register to buffers.
    ...
    ...
    POP                      ; Load ACC and PFLAG register from buffers.
    RETI                     ; End of interrupt service routine
    ...

START:
    ...                ; The head of user program.
    ...                ; User program
    JMP     START      ; End of user program
    ...

    ENDP              ; End of program
```

Ø Example: Defining Interrupt Vector. The interrupt service routine is following user program.

```
.CODE
    ORG     0           ; 0000H
    JMP     START      ; Jump to user program address.
    ...
    ORG     8           ; Interrupt vector.
    JMP     MY_IRQ     ; 0008H, Jump to interrupt service routine address.

START:
    ORG     10H        ; 0010H, The head of user program.
    ...               ; User program.
    ...
    JMP     START      ; End of user program.
    ...

MY_IRQ:
    ...               ; The head of interrupt service routine.
    PUSH   ACC         ; Save ACC and PFLAG register to buffers.
    ...
    ...
    POP    ACC         ; Load ACC and PFLAG register from buffers.
    RETI   0           ; End of interrupt service routine.
    ...

    ENDP              ; End of program.
```

- **Note:** It is easy to understand the rules of SONiX program from demo programs given above. These points are as following:

1. The address 0000H is a "JMP" instruction to make the program starts from the beginning.
2. The address 0008H is interrupt vector.
3. User's program is a loop routine for main purpose application.

2.1.3 LOOK-UP TABLE DESCRIPTION

In the ROM's data lookup function, Y register is pointed to middle byte address (bit 8~bit 15) and Z register is pointed to low byte address (bit 0~bit 7) of ROM. After MOVC instruction executed, the low-byte data will be stored in ACC and high-byte data stored in R register.

Ø Example: To look up the ROM data located "TABLE1".

```

B0MOV    Y, #TABLE1$M    ; To set lookup table1's middle address
B0MOV    Z, #TABLE1$L    ; To set lookup table1's low address.
MOVC     ; To lookup data, R = 00H, ACC = 35H

                                ; Increment the index address for next address.
INCMS    Z                ; Z+1
JMP      @F               ; Z is not overflow.
INCMS    Y                ; Z overflow (FFH à 00), à Y=Y+1
NOP      ;
@@:      MOVC              ; To lookup data, R = 51H, ACC = 05H.
...      ;
TABLE1:  DW                ; To define a word (16 bits) data.
          DW    0035H
          DW    5105H
          DW    2012H
          ...

```

- **Note:** The Y register will not increase automatically when Z register crosses boundary from 0xFF to 0x00. Therefore, user must be take care such situation to avoid look-up table errors. If Z register is overflow, Y register must be added one. The following INC_YZ macro shows a simple method to process Y and Z registers automatically.

Ø Example: INC_YZ macro.

```

INC_YZ    MACRO
          INCMS    Z                ; Z+1
          JMP      @F               ; Not overflow

          INCMS    Y                ; Y+1
          NOP      ; Not overflow

@@:
          ENDM

```


Ø Example: Modify above example by “INC_YZ” macro.

```

    B0MOV    Y, #TABLE1$M    ; To set lookup table1's middle address
    B0MOV    Z, #TABLE1$L    ; To set lookup table1's low address.
    MOVC                      ; To lookup data, R = 00H, ACC = 35H

    INC_YZ                      ; Increment the index address for next address.
    ;
    @@:
    MOVC                      ; To lookup data, R = 51H, ACC = 05H.
    ...
TABLE1:
    DW      0035H            ; To define a word (16 bits) data.
    DW      5105H
    DW      2012H
    ...

```

The other example of look-up table is to add Y or Z index register by accumulator. Please be careful if “carry” happen.

Ø Example: Increase Y and Z register by B0ADD/ADD instruction.

```

    B0MOV    Y, #TABLE1$M    ; To set lookup table's middle address.
    B0MOV    Z, #TABLE1$L    ; To set lookup table's low address.

    B0MOV    A, BUF          ; Z = Z + BUF.
    B0ADD    Z, A

    B0BTS1   FC             ; Check the carry flag.
    JMP      GETDATA       ; FC = 0
    INCMS    Y              ; FC = 1. Y+1.
    NOP

GETDATA:
    MOVC                      ;
    ; To lookup data. If BUF = 0, data is 0x0035
    ; If BUF = 1, data is 0x5105
    ; If BUF = 2, data is 0x2012
    ...

TABLE1:
    DW      0035H            ; To define a word (16 bits) data.
    DW      5105H
    DW      2012H
    ...

```

2.1.4 JUMP TABLE DESCRIPTION

The jump table operation is one of multi-address jumping function. Add low-byte program counter (PCL) and ACC value to get one new PCL. If PCL is overflow after PCL+ACC, PCH adds one automatically. The new program counter (PC) points to a series jump instructions as a listing table. It is easy to make a multi-jump program depends on the value of the accumulator (A).

- **Note: PCH only support PC up counting result and doesn't support PC down counting. When PCL is carry after PCL+ACC, PCH adds one automatically. If PCL borrow after PCL-ACC, PCH keeps value and not change.**

Ø Example: Jump table.

```

ORG      0X0100      ; The jump table is from the head of the ROM boundary

B0ADD    PCL, A      ; PCL = PCL + ACC, PCH + 1 when PCL overflow occurs.
JMP      A0POINT    ; ACC = 0, jump to A0POINT
JMP      A1POINT    ; ACC = 1, jump to A1POINT
JMP      A2POINT    ; ACC = 2, jump to A2POINT
JMP      A3POINT    ; ACC = 3, jump to A3POINT

```

SONiX provides a macro for safe jump table function. This macro will check the ROM boundary and move the jump table to the right position automatically. The side effect of this macro maybe wastes some ROM size.

Ø Example: If “jump table” crosses over ROM boundary will cause errors.

```

@JMP_A    MACRO      VAL
IF        (($+1) !& 0XFF00) != (($+(VAL)) !& 0XFF00)
JMP      ($ | 0XFF)
ORG      ($ | 0XFF)
ENDIF
B0ADD    PCL, A
ENDM

```

- **Note: “VAL” is the number of the jump table listing number.**

Ø Example: “@JMP_A” application in SONiX macro file called “MACRO3.H”.

```

B0MOV    A, BUF0      ; “BUF0” is from 0 to 4.
@JMP_A  5             ; The number of the jump table listing is five.
JMP      A0POINT    ; ACC = 0, jump to A0POINT
JMP      A1POINT    ; ACC = 1, jump to A1POINT
JMP      A2POINT    ; ACC = 2, jump to A2POINT
JMP      A3POINT    ; ACC = 3, jump to A3POINT
JMP      A4POINT    ; ACC = 4, jump to A4POINT

```

If the jump table position is across a ROM boundary (0x00FF~0x0100), the “@JMP_A” macro will adjust the jump table routine begin from next RAM boundary (0x0100).

Ø Example: “@JMP_A” operation.

; Before compiling program.

```

ROM address      B0MOV      A, BUF0      ; “BUF0” is from 0 to 4.
                  @JMP_A    5      ; The number of the jump table listing is five.
0X00FD           JMP       A0POINT   ; ACC = 0, jump to A0POINT
0X00FE           JMP       A1POINT   ; ACC = 1, jump to A1POINT
0X00FF           JMP       A2POINT   ; ACC = 2, jump to A2POINT
0X0100           JMP       A3POINT   ; ACC = 3, jump to A3POINT
0X0101           JMP       A4POINT   ; ACC = 4, jump to A4POINT
    
```

; After compiling program.

```

ROM address      B0MOV      A, BUF0      ; “BUF0” is from 0 to 4.
                  @JMP_A    5      ; The number of the jump table listing is five.
0X0100           JMP       A0POINT   ; ACC = 0, jump to A0POINT
0X0101           JMP       A1POINT   ; ACC = 1, jump to A1POINT
0X0102           JMP       A2POINT   ; ACC = 2, jump to A2POINT
0X0103           JMP       A3POINT   ; ACC = 3, jump to A3POINT
0X0104           JMP       A4POINT   ; ACC = 4, jump to A4POINT
    
```

2.1.5 CHECKSUM CALCULATION

The last ROM address are reserved area. User should avoid these addresses (last address) when calculate the Checksum value.

Ø **Example: The demo program shows how to calculated Checksum from 00H to the end of user's code.**

```

MOV      A,#END_USER_CODE$L
B0MOV   END_ADDR1, A      ; Save low end address to end_addr1
MOV     A,#END_USER_CODE$M
B0MOV   END_ADDR2, A      ; Save middle end address to end_addr2
CLR     Y                  ; Set Y to 00H
CLR     Z                  ; Set Z to 00H

@@:
MOV     MOV C
B0BSET  FC                ; Clear C flag
ADD     DATA1, A         ; Add A to Data1
MOV     A, R
ADC     DATA2, A         ; Add R to Data2
JMP     END_CHECK        ; Check if the YZ address = the end of code

AAA:
INCMS   Z                  ; Z=Z+1
JMP     @B                 ; If Z != 00H calculate to next address
JMP     Y_ADD_1           ; If Z = 00H increase Y

END_CHECK:
MOV     A, END_ADDR1
CMPRS  A, Z                ; Check if Z = low end address
JMP     AAA               ; If Not jump to checksum calculate
MOV     A, END_ADDR2
CMPRS  A, Y                ; If Yes, check if Y = middle end address
JMP     AAA               ; If Not jump to checksum calculate
JMP     CHECKSUM_END      ; If Yes checksum calculated is done.

Y_ADD_1:
INCMS   Y                  ; Increase Y
NOP
JMP     @B                 ; Jump to checksum calculate

CHECKSUM_END:
...
...
END_USER_CODE:           ; Label of program end

```

2.2 DATA MEMORY (RAM)

F 96 X 8-bit RAM

		Address	RAM Location	
BANK 0		000h	General Purpose Area	RAM Bank 0
		"		
		"		
		"		
		05Fh		
		080h	System Register	080h~0FFh of Bank 0 store system registers (128 bytes).
		"		
		"		
		"		
		0FFh		

The 96-byte general purpose RAM is in Bank 0. Sonix provides "Bank 0" type instructions (e.g. b0mov, b0add, b0bts1, b0bset...) to control Bank 0 RAM in non-zero RAM bank condition directly.

2.2.1 SYSTEM REGISTER

2.2.1.1 SYSTEM REGISTER TABLE

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
8	L	H	R	Z	Y	-	PFLAG	-	-	-	-	-	-	-	-	-
9	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
A	TC2M	TC2C	TC2R	TC3M	TC3C	TC3R	-	-	-	-	-	-	-	-	P4CON	P0CON
B	VERFH	ADM	ADB	ADR	ADT	-	-	-	P0M	-	-	-	-	-	-	PEDGE
C	-	-	-	-	P4M	-	-	-	INTRQ	INTEN	OSCM	-	WDTR	TC0R	PCL	PCH
D	P0	-	-	-	P4	-	-	-	T0M	T0C	TC0M	TC0C	TC1M	TC1C	TC1R	STKP
E	P0UR	-	-	-	P4UR	-	@HL	@YZ	-	-	-	-	-	-	-	-
F	STK7L	STK7H	STK6L	STK6H	STK5L	STK5H	STK4L	STK4H	STK3L	STK3H	STK2L	STK2H	STK1L	STK1H	STK0L	STK0H

2.2.1.2 SYSTEM REGISTER DESCRIPTION

H, L = Working, @HL addressing register.
 R = Working register and ROM look-up data buffer.
 P4CON = P4 configuration register.
 VREFH = ADC reference voltage control register.
 ADB = ADC data buffer.
 ADT = ADC offset calibration register.
 INTRQ = Interrupt request register.
 OSCM = Oscillator mode register.
 PnM = Port n input/output mode register.
 PnUR = Port n pull-up resistor control register.
 T0M = T0 mode register.
 TC0M = TC0 mode register.
 TC0R = TC0 auto-reload data buffer.
 TC1C = TC1 counting register.
 TC2M = TC2 mode register.
 TC2R = TC2 auto-reload data buffer.
 TC3C = TC3 counting register.
 @YZ = RAM YZ indirect addressing index pointer.
 STK0~STK7 = Stack 0 ~ stack 7 buffer.

Y, Z = Working, @YZ and ROM addressing register.
 PFLAG = Special flag register.
 P0CON = P0 configuration register.
 ADM = ADC mode register.
 ADR = ADC resolution select register.
 PEDGE = P0.0 edge direction register.
 INTEN = Interrupt enable register.
 WDTR = Watchdog timer clear register.
 Pn = Port n data buffer.
 PCH, PCL = Program counter.
 T0C = T0 counting register.
 TC0C = TC0 counting register.
 TC1M = TC1 mode register.
 TC1R = TC1 auto-reload data buffer.
 TC2C = TC2 counting register.
 TC3M = TC3 mode register.
 TC3R = TC3 auto-reload data buffer.
 @HL = RAM HL indirect addressing index pointer.
 STKP = Stack pointer buffer.

2.2.1.3 BIT DEFINITION of SYSTEM REGISTER

Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Remarks
080H	LBIT7	LBIT6	LBIT5	LBIT4	LBIT3	LBIT2	LBIT1	LBIT0	R/W	L
081H	HBIT7	HBIT6	HBIT5	HBIT4	HBIT3	HBIT2	HBIT1	HBIT0	R/W	H
082H	RBIT7	RBIT6	RBIT5	RBIT4	RBIT3	RBIT2	RBIT1	RBIT0	R/W	R
083H	ZBIT7	ZBIT6	ZBIT5	ZBIT4	ZBIT3	ZBIT2	ZBIT1	ZBIT0	R/W	Z
084H	YBIT7	YBIT6	YBIT5	YBIT4	YBIT3	YBIT2	YBIT1	YBIT0	R/W	Y
086H	NT0	NPD	LVD36	LVD24		C	DC	Z	R/W	PFLAG
0A0H	TC2ENB	TC2rate2	TC2rate1	TC2rate0	TC2CKS	ALOAD2	TC2OUT	PWM2OUT	R/W	TC2M
0A1H	TC2C7	TC2C6	TC2C5	TC2C4	TC2C3	TC2C2	TC2C1	TC2C0	R/W	TC2C
0A2H	TC2R7	TC2R6	TC2R5	TC2R4	TC2R3	TC2R2	TC2R1	TC2R0	W	TC2R
0A3H	TC3ENB	TC3rate2	TC3rate1	TC3rate0	TC3CKS	ALOAD3	TC3OUT	PWM3OUT	R/W	TC3M
0A4H	TC3C7	TC3C6	TC3C5	TC3C4	TC3C3	TC3C2	TC3C1	TC3C0	R/W	TC3C
0A5H	TC3R7	TC3R6	TC3R5	TC3R4	TC3R3	TC3R2	TC3R1	TC3R0	W	TC3R
0AEH	P4CON7	P4CON6	P4CON5	P4CON4	P4CON3	P4CON2	P4CON1	P4CON0	W	P4CON
0AFH	P0CON7	P0CON6	P0CON5	P0CON4					W	P0CON
0B0H	EVHENB						VHS1	VHS0	R/W	VREFH
0B1H	ADENB	ADS	EOC	GCHS	CHS3	CHS2	CHS1	CHS0	R/W	ADM
0B2H	ADB11	ADB10	ADB9	ADB8	ADB7	ADB6	ADB5	ADB4	R	ADB
0B3H		ADCKS1	ADLEN	ADCKS0	ADB3	ADB2	ADB1	ADB0	R/W	ADR
0B4H	ADTS1	ADTS0		ADT4	ADT3	ADT2	ADT1	ADT0	R/W	ADT
0B8H	P07M	P06M	P05M	P04M	P03M	P02M		P00M	R/W	P0M
0BFH				P00G1	P00G0				R/W	PEDGE
0C4H	P47M	P46M	P45M	P44M	P43M	P42M	P41M	P40M	R/W	P4M
0C8H	ADCIRQ		TC0IRQ	T0IRQ				P00IRQ	R/W	INTRQ
0C9H	ADCIEN		TC0IEN	T0IEN				P00IEN	R/W	INTEN
0CAH				CPUM1	CPUM0	CLKMD	STPHX		R/W	OSCM
0CCH	WDTR7	WDTR6	WDTR5	WDTR4	WDTR3	WDTR2	WDTR1	WDTR0	W	WDTR
0CDH	TC0R7	TC0R6	TC0R5	TC0R4	TC0R3	TC0R2	TC0R1	TC0R0	W	TC0R
0CEH	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0	R/W	PCL
0CFH						PC10	PC9	PC8	R/W	PCH
0D0H	P07	P06	P05	P04	P03	P02	P01	P00	R/W	P0
0D4H	P47	P46	P45	P44	P43	P42	P41	P40	R/W	P4
0D8H	T0ENB	T0rate2	T0rate1	T0rate0			TC0CKS1	T0TB	R/W	T0M
0D9H	T0C7	T0C6	T0C5	T0C4	T0C3	T0C2	T0C1	T0C0	R/W	T0C
0DAH	TC0ENB	TC0rate2	TC0rate1	TC0rate0	TC0CKS	ALOAD0	TC0OUT	PWM0OUT	R/W	TC0M
0DBH	TC0C7	TC0C6	TC0C5	TC0C4	TC0C3	TC0C2	TC0C1	TC0C0	R/W	TC0C
0DCH	TC1ENB	TC1rate2	TC1rate1	TC1rate0	TC1CKS	ALOAD1	TC1OUT	PWM1OUT	R/W	TC1M
0DDH	TC1C7	TC1C6	TC1C5	TC1C4	TC1C3	TC1C2	TC1C1	TC1C0	R/W	TC1C
0DEH	TC1R7	TC1R6	TC1R5	TC1R4	TC1R3	TC1R2	TC1R1	TC1R0	W	TC1R
0DFH	GIE					STKPB2	STKPB1	STKPB0	R/W	STKP
0E0H	P07R	P06R	P05R	P04R	P03R	P02R	-	P00R	W	P0UR
0E4H	P47R	P46R	P45R	P44R	P43R	P42R	P41R	P40R	W	P4UR
0E6H	@HL7	@HL6	@HL5	@HL4	@HL3	@HL2	@HL1	@HL0	R/W	@HL
0E7H	@YZ7	@YZ6	@YZ5	@YZ4	@YZ3	@YZ2	@YZ1	@YZ0	R/W	@YZ
0F0H	S7PC7	S7PC6	S7PC5	S7PC4	S7PC3	S7PC2	S7PC1	S7PC0	R/W	STK7L
0F1H						S7PC10	S7PC9	S7PC8	R/W	STK7H
0F2H	S6PC7	S6PC6	S6PC5	S6PC4	S6PC3	S6PC2	S6PC1	S6PC0	R/W	STK6L
0F3H						S6PC10	S6PC9	S6PC8	R/W	STK6H
0F4H	S5PC7	S5PC6	S5PC5	S5PC4	S5PC3	S5PC2	S5PC1	S5PC0	R/W	STK5L
0F5H						S5PC10	S5PC9	S5PC8	R/W	STK5H
0F6H	S4PC7	S4PC6	S4PC5	S4PC4	S4PC3	S4PC2	S4PC1	S4PC0	R/W	STK4L
0F7H						S4PC10	S4PC9	S4PC8	R/W	STK4H
0F8H	S3PC7	S3PC6	S3PC5	S3PC4	S3PC3	S3PC2	S3PC1	S3PC0	R/W	STK3L
0F9H						S3PC10	S3PC9	S3PC8	R/W	STK3H
0FAH	S2PC7	S2PC6	S2PC5	S2PC4	S2PC3	S2PC2	S2PC1	S2PC0	R/W	STK2L
0FBH						S2PC10	S2PC9	S2PC8	R/W	STK2H
0FCH	S1PC7	S1PC6	S1PC5	S1PC4	S1PC3	S1PC2	S1PC1	S1PC0	R/W	STK1L
0FDH						S1PC10	S1PC9	S1PC8	R/W	STK1H
0FEH	S0PC7	S0PC6	S0PC5	S0PC4	S0PC3	S0PC2	S0PC1	S0PC0	R/W	STK0L
0FFH						S0PC10	S0PC9	S0PC8	R/W	STK0H

- **Note:**

1. *To avoid system error, make sure to put all the "0" and "1" as it indicates in the above table.*
2. *All of register names had been declared in SN8ASM assembler.*
3. *One-bit name had been declared in SN8ASM assembler with "F" prefix code.*
4. *"b0bset", "b0bclr", "bset", "bclr" instructions are only available to the "R/W" registers.*

2.2.2 ACCUMULATOR

The ACC is an 8-bit data register responsible for transferring or manipulating data between ALU and data memory. If the result of operating is zero (Z) or there is carry (C or DC) occurrence, then these flags will be set to PFLAG register. ACC is not in data memory (RAM), so ACC can't be access by "B0MOV" instruction during the instant addressing mode.

Ø Example: Read and write ACC value.

; Read ACC data and store in BUF data memory.

```
MOV     BUF, A
```

; Write a immediate data into ACC.

```
MOV     A, #0FH
```

; Write ACC data from BUF data memory.

```
MOV     A, BUF
```

; or

```
B0MOV   A, BUF
```

The system doesn't store ACC and PFLAG value when interrupt executed. ACC and PFLAG data must be saved to other data memories. "PUSH", "POP" save and load ACC, PFLAG data into buffers.

Ø Example: Protect ACC and working registers.

INT_SERVICE:

```
PUSH                                ; Save ACC and PFLAG to buffers.
```

```
...
```

```
POP                                  ; Load ACC and PFLAG from buffers.
```

```
RETI                                 ; Exit interrupt service vector
```


2.2.3 PROGRAM FLAG

The PFLAG register contains the arithmetic status of ALU operation, system reset status and LVD detecting status. NT0, NPD bits indicate system reset status including power on reset, LVD reset, reset by external pin active and watchdog reset. C, DC, Z bits indicate the result status of ALU operation. LVD24, LVD36 bits indicate LVD detecting power voltage status.

086H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PFLAG	NT0	NPD	LVD36	LVD24	-	C	DC	Z
Read/Write	R/W	R/W	R	R	-	R/W	R/W	R/W
After reset	-	-	0	0	-	0	0	0

Bit [7:6] **NT0, NPD:** Reset status flag.

NT0	NPD	Reset Status
0	0	Watch-dog time out
0	1	Reserved
1	0	Reset by LVD
1	1	Reset by external Reset Pin

Bit 5 **LVD36:** LVD 3.6V operating flag and only support LVD code option is LVD_H.
0 = Inactive ($V_{DD} > 3.6V$).
1 = Active ($V_{DD} \leq 3.6V$).

Bit 4 **LVD24:** LVD 2.4V operating flag and only support LVD code option is LVD_M.
0 = Inactive ($V_{DD} > 2.4V$).
1 = Active ($V_{DD} \leq 2.4V$).

Bit 2 **C:** Carry flag
1 = Addition with carry, subtraction without borrowing, rotation with shifting out logic "1", comparison result ≥ 0 .
0 = Addition without carry, subtraction with borrowing signal, rotation with shifting out logic "0", comparison result < 0 .

Bit 1 **DC:** Decimal carry flag
1 = Addition with carry from low nibble, subtraction without borrow from high nibble.
0 = Addition without carry from low nibble, subtraction with borrow from high nibble.

Bit 0 **Z:** Zero flag
1 = The result of an arithmetic/logic/branch operation is zero.
0 = The result of an arithmetic/logic/branch operation is not zero.

- **Note:** Refer to instruction set table for detailed information of C, DC and Z flags.

2.2.4 PROGRAM COUNTER

The program counter (PC) is a 11-bit binary counter separated into the high-byte 3 and the low-byte 8 bits. This counter is responsible for pointing a location in order to fetch an instruction for kernel circuit. Normally, the program counter is automatically incremented with each instruction during program execution.

Besides, it can be replaced with specific address by executing CALL or JMP instruction. When JMP or CALL instruction is executed, the destination address will be inserted to bit 0 ~ bit 10.

	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PC	-	-	-	-	-	PC10	PC9	PC8	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
After reset	-	-	-	-	-	0	0	0	0	0	0	0	0	0	0	0
	PCH							PCL								

F ONE ADDRESS SKIPPING

There are nine instructions (CMPRS, INCS, INCMS, DECS, DECMS, BTS0, BTS1, B0BTS0, B0BTS1) with one address skipping function. If the result of these instructions is true, the PC will add 2 steps to skip next instruction.

If the condition of bit test instruction is true, the PC will add 2 steps to skip next instruction.

```

        B0BTS1    FC           ; To skip, if Carry_flag = 1
        JMP      C0STEP      ; Else jump to C0STEP.
        ...
        ...
C0STEP:    NOP

        B0MOV    A, BUF0     ; Move BUF0 value to ACC.
        B0BTS0  FZ           ; To skip, if Zero flag = 0.
        JMP      C1STEP      ; Else jump to C1STEP.
        ...
        ...
C1STEP:    NOP

```

If the ACC is equal to the immediate data or memory, the PC will add 2 steps to skip next instruction.

```

        CMPRS   A, #12H     ; To skip, if ACC = 12H.
        JMP     C0STEP      ; Else jump to C0STEP.
        ...
        ...
C0STEP:    NOP

```

If the destination increased by 1, which results overflow of 0xFF to 0x00, the PC will add 2 steps to skip next instruction.

INCS instruction:

```

INCS
JMP    BUF0
      COSTEP    ; Jump to COSTEP if ACC is not zero.
...
...
COSTEP:  NOP
  
```

INCMS instruction:

```

INCMS
JMP    BUF0
      COSTEP    ; Jump to COSTEP if BUF0 is not zero.
...
...
COSTEP:  NOP
  
```

If the destination decreased by 1, which results underflow of 0x01 to 0x00, the PC will add 2 steps to skip next instruction.

DECS instruction:

```

DECS
JMP    BUF0
      COSTEP    ; Jump to COSTEP if ACC is not zero.
...
...
COSTEP:  NOP
  
```

DECMS instruction:

```

DECMS
JMP    BUF0
      COSTEP    ; Jump to COSTEP if BUF0 is not zero.
...
...
COSTEP:  NOP
  
```

F MULTI-ADDRESS JUMPING

Users can jump around the multi-address by either JMP instruction or ADD M, A instruction (M = PCL) to activate multi-address jumping function. Program Counter supports “**ADD M,A**”, “**ADC M,A**” and “**B0ADD M,A**” instructions for carry to PCH when PCL overflow automatically. For jump table or others applications, users can calculate PC value by the three instructions and don't care PCL overflow problem.

- **Note: PCH only support PC up counting result and doesn't support PC down counting. When PCL is carry after PCL+ACC, PCH adds one automatically. If PCL borrow after PCL-ACC, PCH keeps value and not change.**

∅ **Example: If PC = 0323H (PCH = 03H, PCL = 23H)**

```
; PC = 0323H
      MOV      A, #28H
      B0MOV    PCL, A           ; Jump to address 0328H
      ...

; PC = 0328H
      MOV      A, #00H
      B0MOV    PCL, A           ; Jump to address 0300H
      ...
```

∅ **Example: If PC = 0323H (PCH = 03H, PCL = 23H)**

```
; PC = 0323H
      B0ADD    PCL, A           ; PCL = PCL + ACC, the PCH cannot be changed.
      JMP     A0POINT          ; If ACC = 0, jump to A0POINT
      JMP     A1POINT          ; ACC = 1, jump to A1POINT
      JMP     A2POINT          ; ACC = 2, jump to A2POINT
      JMP     A3POINT          ; ACC = 3, jump to A3POINT
      ...
      ...
```

2.2.5 H, L REGISTERS

The H and L registers are the 8-bit buffers. There are two major functions of these registers.

- I Can be used as general working registers
- I Can be used as RAM data pointers with @HL register

081H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
H	HBIT7	HBIT6	HBIT5	HBIT4	HBIT3	HBIT2	HBIT1	HBIT0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	-	-	-	-	-	-	-	-

080H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
L	LBIT7	LBIT6	LBIT5	LBIT4	LBIT3	LBIT2	LBIT1	LBIT0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	-	-	-	-	-	-	-	-

∅ **Example: If want to read a data from RAM address 20H of bank_0, it can use indirectly addressing mode to access data as following.**

```

B0MOV    H, #00H        ; To set RAM bank 0 for H register
B0MOV    L, #20H        ; To set location 20H for L register
B0MOV    A, @HL         ; To read a data into ACC
    
```

∅ **Example: Clear general-purpose data memory area of bank 0 using @HL register.**

```

CLR      H              ; H = 0, bank 0
B0MOV    L, #07FH       ; L = 7FH, the last address of the data memory area

CLR_HL_BUF:
CLR      @HL            ; Clear @HL to be zero
DECMS    L              ; L - 1, if L = 0, finish the routine
JMP      CLR_HL_BUF     ; Not zero

END_CLR:
CLR      @HL            ; End of clear general purpose data memory area of bank 0
...
    
```

2.2.6 Y, Z REGISTERS

The Y and Z registers are the 8-bit buffers. There are three major functions of these registers.

- I Can be used as general working registers
- I Can be used as RAM data pointers with @YZ register
- I Can be used as ROM data pointer with the MOVC instruction for look-up table

084H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Y	YBIT7	YBIT6	YBIT5	YBIT4	YBIT3	YBIT2	YBIT1	YBIT0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	-	-	-	-	-	-	-	-

083H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Z	ZBIT7	ZBIT6	ZBIT5	ZBIT4	ZBIT3	ZBIT2	ZBIT1	ZBIT0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	-	-	-	-	-	-	-	-

Ø **Example:** Uses Y, Z register as the data pointer to access data in the RAM address 025H of bank0.

```

B0MOV    Y, #00H        ; To set RAM bank 0 for Y register
B0MOV    Z, #25H        ; To set location 25H for Z register
B0MOV    A, @YZ         ; To read a data into ACC
    
```

Ø **Example:** Uses the Y, Z register as data pointer to clear the RAM data.

```

B0MOV    Y, #0          ; Y = 0, bank 0
B0MOV    Z, #07FH       ; Z = 7FH, the last address of the data memory area
    
```

CLR_YZ_BUF:

```

CLR      @YZ            ; Clear @YZ to be zero

DECMS   Z              ; Z - 1, if Z= 0, finish the routine
JMP     CLR_YZ_BUF     ; Not zero
    
```

END_CLR:

```

CLR      @YZ            ; End of clear general purpose data memory area of bank 0
...
    
```

2.2.7 R REGISTER

R register is an 8-bit buffer. There are two major functions of the register.

- I Can be used as working register
- I For store high-byte data of look-up table
(MOVC instruction executed, the high-byte data of specified ROM address will be stored in R register and the low-byte data will be stored in ACC).

082H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
R	RBIT7	RBIT6	RBIT5	RBIT4	RBIT3	RBIT2	RBIT1	RBIT0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	-	-	-	-	-	-	-	-

- **Note:** Please refer to the “LOOK-UP TABLE DESCRIPTION” about R register look-up table application.

2.3 ADDRESSING MODE

2.3.1 IMMEDIATE ADDRESSING MODE

The immediate addressing mode uses an immediate data to set up the location in ACC or specific RAM.

Ø **Example: Move the immediate data 12H to ACC.**

```
MOV      A, #12H      ; To set an immediate data 12H into ACC.
```

Ø **Example: Move the immediate data 12H to R register.**

```
B0MOV   R, #12H      ; To set an immediate data 12H into R register.
```

- **Note: In immediate addressing mode application, the specific RAM must be 0x80~0x87 working register.**

2.3.2 DIRECTLY ADDRESSING MODE

The directly addressing mode moves the content of RAM location in or out of ACC.

Ø **Example: Move 0x12 RAM location data into ACC.**

```
B0MOV   A, 12H      ; To get a content of RAM location 0x12 of bank 0 and save in ACC.
```

Ø **Example: Move ACC data into 0x12 RAM location.**

```
B0MOV   12H, A      ; To get a content of ACC and save in RAM location 12H of bank 0.
```

2.3.3 INDIRECTLY ADDRESSING MODE

The indirectly addressing mode is to access the memory by the data pointer registers (H/L, Y/Z).

Ø **Example: Indirectly addressing mode with @HL register**

```
B0MOV   H, #0      ; To clear H register to access RAM bank 0.
B0MOV   L, #12H     ; To set an immediate data 12H into L register.
B0MOV   A, @HL     ; Use data pointer @HL reads a data from RAM location
                   ; 012H into ACC.
```


Ø **Example: Indirectly addressing mode with @YZ register**

```
B0MOV   Y, #0      ; To clear Y register to access RAM bank 0.
B0MOV   Z, #12H     ; To set an immediate data 12H into Z register.
B0MOV   A, @YZ     ; Use data pointer @YZ reads a data from RAM location
                   ; 012H into ACC.
```

2.4 STACK OPERATION

2.4.1 OVERVIEW

The stack buffer has 8-level. These buffers are designed to push and pop up program counter's (PC) data when interrupt service routine and "CALL" instruction are executed. The STKP register is a pointer designed to point active level in order to push or pop up data from stack buffer. The STKnH and STKnL are the stack buffers to store program counter (PC) data.



2.4.2 STACK REGISTERS

The stack pointer (STKP) is a 3-bit register to store the address used to access the stack buffer, 11-bit data memory (STK_nH and STK_nL) set aside for temporary storage of stack addresses.

The two stack operations are writing to the top of the stack (push) and reading from the top of stack (pop). Push operation decrements the STKP and the pop operation increments each time. That makes the STKP always point to the top address of stack buffer and write the last program counter value (PC) into the stack buffer.

The program counter (PC) value is stored in the stack buffer before a CALL instruction executed or during interrupt service routine. Stack operation is a LIFO type (Last in and first out). The stack pointer (STKP) and stack buffer (STK_nH and STK_nL) are located in the system register area bank 0.

0DFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STKP	GIE	-	-	-	-	STKPB2	STKPB1	STKPB0
Read/Write	R/W	-	-	-	-	R/W	R/W	R/W
After reset	0	-	-	-	-	1	1	1

Bit[2:0] **STKPB_n**: Stack pointer (n = 0 ~ 2)

Bit 7 **GIE**: Global interrupt control bit.
0 = Disable.
1 = Enable. Please refer to the interrupt chapter.

Ø **Example: Stack pointer (STKP) reset, we strongly recommended to clear the stack pointer in the beginning of the program.**

```
MOV      A, #00000111B
B0MOV   STKP, A
```

0F0H~0FFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STK_nH	-	-	-	-	-	SnPC10	SnPC9	SnPC8
Read/Write	-	-	-	-	-	R/W	R/W	R/W
After reset	-	-	-	-	-	0	0	0

0F0H~0FFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STK_nL	SnPC7	SnPC6	SnPC5	SnPC4	SnPC3	SnPC2	SnPC1	SnPC0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

STK_n = STK_nH , STK_nL (n = 7 ~ 0)

2.4.3 STACK OPERATION EXAMPLE

The two kinds of Stack-Save operations refer to the stack pointer (STKP) and write the content of program counter (PC) to the stack buffer are CALL instruction and interrupt service. Under each condition, the STKP decreases and points to the next available stack location. The stack buffer stores the program counter about the op-code address. The Stack-Save operation is as the following table.

Stack Level	STKP Register			Stack Buffer		Description
	STKPB2	STKPB1	STKPB0	High Byte	Low Byte	
0	1	1	1	Free	Free	-
1	1	1	0	STK0H	STK0L	-
2	1	0	1	STK1H	STK1L	-
3	1	0	0	STK2H	STK2L	-
4	0	1	1	STK3H	STK3L	-
5	0	1	0	STK4H	STK4L	-
6	0	0	1	STK5H	STK5L	-
7	0	0	0	STK6H	STK6L	-
8	1	1	1	STK7H	STK7L	-
> 8	1	1	0	-	-	Stack Over, error

There are Stack-Restore operations correspond to each push operation to restore the program counter (PC). The RETI instruction uses for interrupt service routine. The RET instruction is for CALL instruction. When a pop operation occurs, the STKP is incremented and points to the next free stack location. The stack buffer restores the last program counter (PC) to the program counter registers. The Stack-Restore operation is as the following table.

Stack Level	STKP Register			Stack Buffer		Description
	STKPB2	STKPB1	STKPB0	High Byte	Low Byte	
8	1	1	1	STK7H	STK7L	-
7	0	0	0	STK6H	STK6L	-
6	0	0	1	STK5H	STK5L	-
5	0	1	0	STK4H	STK4L	-
4	0	1	1	STK3H	STK3L	-
3	1	0	0	STK2H	STK2L	-
2	1	0	1	STK1H	STK1L	-
1	1	1	0	STK0H	STK0L	-
0	1	1	1	Free	Free	-

2.5 CODE OPTION TABLE

The code option is the system hardware configurations including oscillator type, watchdog timer operation, LVD option, reset pin option and OTP ROM security control. The code option items are as following table:

Code Option	Content	Function Description
Noise_Filter	Enable	Enable Noise Filter and Fcpu is Fosc/4~Fosc/128.
	Disable	Disable Noise Filter and Fcpu is Fosc/1~Fosc/128.
Fcpu	Fosc/1	Instruction cycle is 1 oscillator clocks. Noise Filter must be disabled.
	Fosc/2	Instruction cycle is 2 oscillator clocks. Noise Filter must be disabled.
	Fosc/4	Instruction cycle is 4 oscillator clocks.
	Fosc/8	Instruction cycle is 8 oscillator clocks.
	Fosc/16	Instruction cycle is 16 oscillator clocks.
	Fosc/32	Instruction cycle is 32 oscillator clocks.
	Fosc/64	Instruction cycle is 64 oscillator clocks.
	Fosc/128	Instruction cycle is 128 oscillator clocks.
	High_Clk	IHRC_16M
IHRC_RTC		High speed internal 16MHz RC. XIN/XOUT pins are connected to external 32768Hz crystal.
RC		Low cost RC for external high clock oscillator. XIN pin is connected to RC oscillator. XOUT pin is bi-direction GPIO mode.
32K X'tal		Low frequency, power saving crystal (e.g. 32.768KHz) for external high clock oscillator.
12M X'tal		High speed crystal /resonator (e.g. 12MHz) for external high clock oscillator.
4M X'tal		Standard crystal /resonator (e.g. 4M) for external high clock oscillator.
Watch_Dog	Always_On	Watchdog timer is always on enable even in power down and green mode.
	Enable	Enable watchdog timer. Watchdog timer stops in power down mode and green mode.
	Disable	Disable Watchdog function.
Reset_Pin	Reset	Enable External reset pin.
	P01	Enable P0.1 input only without pull-up resistor.
Security	Enable	Enable ROM code Security function.
	Disable	Disable ROM code Security function.
Low_Power	Enable	Enable low power to reduce operating current.
	Disable	Disable low power option.
LVD	LVD_L	LVD will reset chip if VDD is below 2.0V
	LVD_M	LVD will reset chip if VDD is below 2.0V Enable LVD24 bit of PFLAG register for 2.4V low voltage indicator.
	LVD_H	LVD will reset chip if VDD is below 2.4V Enable LVD36 bit of PFLAG register for 3.6V low voltage indicator.
	LVD_MAX	LVD will reset chip if VDD is below 3.6V

2.5.1 Fcpu code option

Fcpu means instruction cycle of normal mode (high clock). In slow mode, the system clock source is internal low speed RC oscillator. The Fcpu of slow mode isn't controlled by Fcpu code option and fixed Fosc/4 (16KHz/4 @3V, 32KHz/4 @5V).

2.5.2 Reset_Pin code option

The reset pin is shared with general input only pin controlled by code option.

- I **Reset:** The reset pin is external reset function. When falling edge trigger occurring, the system will be reset.
- I **P01:** Set reset pin to general input only pin (P0.1). The external reset function is disabled and the pin is input pin.

2.5.3 Security code option

Security code option is OTP ROM protection. When enable security code option, the ROM code is secured and not dumped complete ROM contents.

2.5.4 Noise Filter code option

Noise Filter code option is a power noise filter manner to reduce noisy effect of system clock. If noise filter enable, Fcpu is limited below Fhosc/1 and Fhosc/2. The fast Fcpu rate is Fhosc/4. If noise filter disable, the Fhosc/1 and Fhosc/2 options are released. In high noisy environment, enable noise filter, enable watchdog timer and select a good LVD level can make whole system work well and avoid error event occurrence.

2.5.5 Low_Power code option

The Low_Power code option can reduce operating current and only support system clock rate less than 4mips.

3

RESET

3.1 OVERVIEW

The system would be reset in three conditions as following.

- I Power on reset
- I Watchdog reset
- I Brown out reset
- I External reset (only supports external reset pin enable situation)


When any reset condition occurs, all system registers keep initial status, program stops and program counter is cleared. After reset status released, the system boots up and program starts to execute from ORG 0. The NT0, NPD flags indicate system reset status. The system can depend on NT0, NPD status and go to different paths by program.

086H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PFLAG	NT0	NPD	LVD36	LVD24	-	C	DC	Z
Read/Write	R/W	R/W	R	R	-	R/W	R/W	R/W
After reset	-	-	0	0	-	0	0	0

Bit [7:6] **NT0, NPD**: Reset status flag.

NT0	NPD	Condition	Description
0	0	Watchdog reset	Watchdog timer overflow.
0	1	Reserved	-
1	0	Power on reset and LVD reset.	Power voltage is lower than LVD detecting level.
1	1	External reset	External reset pin detect low level status.

Finishing any reset sequence needs some time. The system provides complete procedures to make the power on reset successful. For different oscillator types, the reset time is different. That causes the VDD rise rate and start-up time of different oscillator is not fixed. RC type oscillator's start-up time is very short, but the crystal type is longer. Under client terminal application, users have to take care the power on reset time for the master terminal requirement. The reset timing diagram is as following.



3.2 POWER ON RESET

The power on reset depend no LVD operation for most power-up situations. The power supplying to system is a rising curve and needs some time to achieve the normal voltage. Power on reset sequence is as following.

- I **Power-up:** System detects the power voltage up and waits for power stable.
- I **External reset (only external reset pin enable):** System checks external reset pin status. If external reset pin is not high level, the system keeps reset status and waits external reset pin released.
- I **System initialization:** All system registers is set as initial conditions and system is ready.
- I **Oscillator warm up:** Oscillator operation is successfully and supply to system clock.
- I **Program executing:** Power on sequence is finished and program executes from ORG 0.

3.3 WATCHDOG RESET

Watchdog reset is a system protection. In normal condition, system works well and clears watchdog timer by program. Under error condition, system is in unknown situation and watchdog can't be clear by program before watchdog timer overflow. Watchdog timer overflow occurs and the system is reset. After watchdog reset, the system restarts and returns normal mode. Watchdog reset sequence is as following.

- I **Watchdog timer status:** System checks watchdog timer overflow status. If watchdog timer overflow occurs, the system is reset.
- I **System initialization:** All system registers is set as initial conditions and system is ready.
- I **Oscillator warm up:** Oscillator operation is successfully and supply to system clock.
- I **Program executing:** Power on sequence is finished and program executes from ORG 0.


Watchdog timer application note is as following.

- I Before clearing watchdog timer, check I/O status and check RAM contents can improve system error.
- I Don't clear watchdog timer in interrupt vector and interrupt service routine. That can improve main routine fail.
- I Clearing watchdog timer program is only at one part of the program. This way is the best structure to enhance the watchdog timer function.

- **Note:** Please refer to the "WATCHDOG TIMER" about watchdog timer detail information.

3.4 BROWN OUT RESET

The brown out reset is a power dropping condition. The power drops from normal voltage to low voltage by external factors (e.g. EFT interference or external loading changed). The brown out reset would make the system not work well or executing program error.



The power dropping might through the voltage range that's the system dead-band. The dead-band means the power range can't offer the system minimum operation power requirement. The above diagram is a typical brown out reset diagram. There is a serious noise under the VDD, and VDD voltage drops very deep. There is a dotted line to separate the system working area. The above area is the system work well area. The below area is the system work error area called dead-band. V1 doesn't touch the below area and not effect the system operation. But the V2 and V3 is under the below area and may induce the system error occurrence. Let system under dead-band includes some conditions.

DC application:

The power source of DC application is usually using battery. When low battery condition and MCU drive any loading, the power drops and keeps in dead-band. Under the situation, the power won't drop deeper and not touch the system reset voltage. That makes the system under dead-band.


AC application:

In AC power application, the DC power is regulated from AC power source. This kind of power usually couples with AC noise that makes the DC power dirty. Or the external loading is very heavy, e.g. driving motor. The loading operating induces noise and overlaps with the DC power. VDD drops by the noise, and the system works under unstable power situation.

The power on duration and power down duration are longer in AC application. The system power on sequence protects the power on successful, but the power down situation is like DC low battery condition. When turn off the AC power, the VDD drops slowly and through the dead-band for a while.


3.5 THE SYSTEM OPERATING VOLTAGE

To improve the brown out reset needs to know the system minimum operating voltage which is depend on the system executing rate and power level. Different system executing rates have different system minimum operating voltage. The electrical characteristic section shows the system voltage to executing rate relationship.



Normally the system operation voltage area is higher than the system reset voltage to VDD, and the reset voltage is decided by LVD detect level. The system minimum operating voltage rises when the system executing rate upper even higher than system reset voltage. The dead-band definition is the system minimum operating voltage above the system reset voltage.

3.6 LOW VOLTAGE DETECTOR (LVD)



The LVD (low voltage detector) is built-in Sonix 8-bit MCU to be brown out reset protection. When the VDD drops and is below LVD detect voltage, the LVD would be triggered, and the system is reset. The LVD detect level is different by each MCU. The LVD voltage level is a point of voltage and not easy to cover all dead-band range. Using LVD to improve brown out reset is depend on application requirement and environment. If the power variation is very deep, violent and trigger the LVD, the LVD can be the protection. If the power variation can touch the LVD detect level and make system work error, the LVD can't be the protection and need to other reset methods. More detail LVD information is in the electrical characteristic section.

The LVD is three levels design (2.0V/2.4V/3.6V) and controlled by LVD code option. The 2.0V LVD is always enable for power on reset and Brown Out reset. The 2.4V LVD includes LVD reset function and flag function to indicate VDD status function. The 3.6V includes flag function to indicate VDD status. LVD flag function can be an **easy low battery detector**. LVD24, LVD36 flags indicate VDD voltage level. For low battery detect application, only checking LVD24, LVD36 status to be battery status. This is a cheap and easy solution.

086H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PFLAG	NT0	NPD	LVD36	LVD24	-	C	DC	Z
Read/Write	R/W	R/W	R	R	-	R/W	R/W	R/W
After reset	-	-	0	0	-	0	0	0

Bit 5 **LVD36:** LVD 3.6V operating flag and only support LVD code option is LVD_H.
 0 = Inactive (VDD > 3.6V).
 1 = Active (VDD ≤ 3.6V).

Bit 4 **LVD24:** LVD 2.4V operating flag and only support LVD code option is LVD_M.
 0 = Inactive (VDD > 2.4V).
 1 = Active (VDD ≤ 2.4V).

LVD	LVD Code Option			
	LVD_L	LVD_M	LVD_H	LVD_MAX
2.0V Reset	Available	Available	Available	Available
2.4V Flag	-	Available	-	-
2.4V Reset	-	-	Available	-
3.6V Flag	-	-	Available	-
3.6V Reset	-	-	-	Available

LVD_L

If VDD < 2.0V, system will be reset.
 Disable LVD24 and LVD36 bit of PFLAG register.

LVD_M

If VDD < 2.0V, system will be reset.
 Enable LVD24 bit of PFLAG register. If VDD > 2.4V, LVD24 is "0". If VDD ≤ 2.4V, LVD24 flag is "1".
 Disable LVD36 bit of PFLAG register.

LVD_H

If VDD < 2.4V, system will be reset.
 Enable LVD24 bit of PFLAG register. If VDD > 2.4V, LVD24 is "0". If VDD ≤ 2.4V, LVD24 flag is "1".
 Enable LVD36 bit of PFLAG register. If VDD > 3.6V, LVD36 is "0". If VDD ≤ 3.6V, LVD36 flag is "1".

LVD_MAX

If VDD < 3.6V, system will be reset.

Note:

1. **After any LVD reset, LVD24, LVD36 flags are cleared.**
2. **The voltage level of LVD 2.4V or 3.6V is for design reference only. Don't use the LVD indicator as precision VDD measurement.**

3.7 BROWN OUT RESET IMPROVEMENT

How to improve the brown reset condition? There are some methods to improve brown out reset as following.

- | LVD reset
- | Watchdog reset
- | Reduce the system executing rate
- | External reset circuit. (Zener diode reset circuit, Voltage bias reset circuit, External reset IC)

- **Note:**
1. *The “ Zener diode reset circuit”, “Voltage bias reset circuit” and “External reset IC” can completely improve the brown out reset, DC low battery and AC slow power down conditions.*
 2. *For AC power application and enhance EFT performance, the system clock is 4MHz/4 (1 mips) and use external reset (“ Zener diode reset circuit”, “Voltage bias reset circuit”, “External reset IC”). The structure can improve noise effective and get good EFT characteristic.*

Watchdog reset:

The watchdog timer is a protection to make sure the system executes well. Normally the watchdog timer would be clear at one point of program. Don't clear the watchdog timer in several addresses. The system executes normally and the watchdog won't reset system. When the system is under dead-band and the execution error, the watchdog timer can't be clear by program. The watchdog is continuously counting until overflow occurrence. The overflow signal of watchdog timer triggers the system to reset, and the system return to normal mode after reset sequence. This method also can improve brown out reset condition and make sure the system to return normal mode.

If the system reset by watchdog and the power is still in dead-band, the system reset sequence won't be successful and the system stays in reset status until the power return to normal range. Watchdog timer application note is as following.

Reduce the system executing rate:

If the system rate is fast and the dead-band exists, to reduce the system executing rate can improve the dead-band. The lower system rate is with lower minimum operating voltage. Select the power voltage that's no dead-band issue and find out the mapping system rate. Adjust the system rate to the value and the system exits the dead-band issue. This way needs to modify whole program timing to fit the application requirement.

External reset circuit:

The external reset methods also can improve brown out reset and is the complete solution. There are three external reset circuits to improve brown out reset including “Zener diode reset circuit”, “Voltage bias reset circuit” and “External reset IC”. These three reset structures use external reset signal and control to make sure the MCU be reset under power dropping and under dead-band. The external reset information is described in the next section.

3.8 EXTERNAL RESET


External reset function is controlled by “Reset_Pin” code option. Set the code option as “Reset” option to enable external reset function. External reset pin is Schmitt Trigger structure and low level active. The system is running when reset pin is high level voltage input. The reset pin receives the low voltage and the system is reset. The external reset operation activates in power on and normal running mode. During system power-up, the external reset pin must be high level input, or the system keeps in reset status. External reset sequence is as following.

- I **External reset (only external reset pin enable):** System checks external reset pin status. If external reset pin is not high level, the system keeps reset status and waits external reset pin released.
- I **System initialization:** All system registers is set as initial conditions and system is ready.
- I **Oscillator warm up:** Oscillator operation is successfully and supply to system clock.
- I **Program executing:** Power on sequence is finished and program executes from ORG 0.

The external reset can reset the system during power on duration, and good external reset circuit can protect the system to avoid working at unusual power condition, e.g. brown out reset in AC power application...

3.9 EXTERNAL RESET CIRCUIT


3.9.1 Simply RC Reset Circuit



This is the basic reset circuit, and only includes R1 and C1. The RC circuit operation makes a slow rising signal into reset pin as power up. The reset signal is slower than VDD power up timing, and system occurs a power on signal from the timing difference.

- **Note:** The reset circuit is no any protection against unusual power or brown out reset.


3.9.2 Diode & RC Reset Circuit



This is the better reset circuit. The R1 and C1 circuit operation is like the simply reset circuit to make a power on signal. The reset circuit has a simply protection against unusual power. The diode offers a power positive path to conduct higher power to VDD. It is can make reset pin voltage level to synchronize with VDD voltage. The structure can improve slight brown out reset condition.


- **Note:** The R2 100 ohm resistor of “Simply reset circuit” and “Diode & RC reset circuit” is necessary to limit any current flowing into reset pin from external capacitor C in the event of reset pin breakdown due to Electrostatic Discharge (ESD) or Electrical Over-stress (EOS).

3.9.3 Zener Diode Reset Circuit



The zener diode reset circuit is a simple low voltage detector and can **improve brown out reset condition completely**. Use zener voltage to be the active level. When VDD voltage level is above “Vz + 0.7V”, the C terminal of the PNP transistor outputs high voltage and MCU operates normally. When VDD is below “Vz + 0.7V”, the C terminal of the PNP transistor outputs low voltage and MCU is in reset mode. Decide the reset detect voltage by zener specification. Select the right zener voltage to conform the application.

3.9.4 Voltage Bias Reset Circuit




The voltage bias reset circuit is a low cost voltage detector and can **improve brown out reset condition completely**. The operating voltage is not accurate as zener diode reset circuit. Use R1, R2 bias voltage to be the active level. When VDD voltage level is above or equal to $0.7V \times (R1 + R2) / R1$, the C terminal of the PNP transistor outputs high voltage and MCU operates normally. When VDD is below $0.7V \times (R1 + R2) / R1$, the C terminal of the PNP transistor outputs low voltage and MCU is in reset mode.

Decide the reset detect voltage by R1, R2 resistances. Select the right R1, R2 value to conform the application. In the circuit diagram condition, the MCU's reset pin level varies with VDD voltage variation, and the differential voltage is 0.7V. If the VDD drops and the voltage lower than reset pin detect level, the system would be reset. If want to make the reset active earlier, set the $R2 > R1$ and the cap between VDD and C terminal voltage is larger than 0.7V. The external reset circuit is with a stable current through R1 and R2. For power consumption issue application, e.g. DC power system, the current must be considered to whole system power consumption.

- **Note:** Under unstable power condition as brown out reset, "Zener diode rest circuit" and "Voltage bias reset circuit" can protects system no any error occurrence as power dropping. When power drops below the reset detect voltage, the system reset would be triggered, and then system executes reset sequence. That makes sure the system work well under unstable power situation.

3.9.5 External Reset IC



The external reset circuit also use external reset IC to enhance MCU reset performance. This is a high cost and good effect solution. By different application and system requirement to select suitable reset IC. The reset circuit can improve all power variation.

4 SYSTEM CLOCK

4.1 OVERVIEW

The micro-controller is a dual clock system including high-speed and low-speed clocks. The high-speed clock includes internal high-speed oscillator and external oscillators selected by “High_CLK” code option. The low-speed clock is from internal low-speed oscillator controlled by “CLKMD” bit of OSCM register. Both high-speed clock and low-speed clock can be system clock source through a divider to decide the system clock rate.

I High-speed oscillator


Internal high-speed oscillator is 16MHz RC type called “IHRC”.

External high-speed oscillator includes crystal/ceramic (4MHz, 12MHz, 32KHz) and RC type.

I Low-speed oscillator

Internal low-speed oscillator is 16KHz @3V, 32KHz @5V RC type called “ILRC”.

I System clock block diagram



I HOSC: High_Clk code option.

I Fosc: External high-speed clock / Internal high-speed RC clock.

I Fosc: Internal low-speed RC clock (about 16KHz@3V, 32KHz@5V).

I Fosc: System clock source.

I Fcpu: Instruction cycle.

SONiX provides a “Noise Filter” controlled by code option. In high noisy situation, the noise filter can isolate noise outside and protect system works well. The minimum Fcpu of high clock is limited at **Fosc/4** when noise filter enable.

4.2 FCPU (INSTRUCTION CYCLE)

The system clock rate is instruction cycle called “Fcpu” which is divided from the system clock source and decides the system operating rate. Fcpu rate is selected by Fcpu code option and the range is **Fosc/1~Fosc/128** under system normal mode. If the system high clock source is external 4MHz crystal, and the Fcpu code option is Fosc/4, the Fcpu frequency is $4\text{MHz}/4 = 1\text{MHz}$. Under system slow mode, the Fcpu is fixed Fosc/4, $16\text{KHz}/4=4\text{KHz}$ @3V, $32\text{KHz}/4=8\text{KHz}$ @5V.

The Fcpu range is limited by noise filter code option. If noise filter code option is disabled, the Fcpu range is Fosc/1~Fosc/128. If noise filter code option is enabled, the Fcpu range is Fosc/4~Fosc/128 to reduce noise effect.

4.3 NOISE FILTER

The Noise Filter controlled by “Noise_Filter” code option is a low pass filter and supports external oscillator including RC and crystal modes. The purpose is to filter high rate noise coupling on high clock signal from external oscillator.

In high noisy environment, enable “Noise_Filter” code option is the strongly recommendation to reduce noise effect.

4.4 SYSTEM HIGH-SPEED CLOCK

The system high-speed clock has internal and external two-type. The external high-speed clock includes 4MHz, 12MHz, 32KHz crystal/ceramic and RC type. These high-speed oscillators are selected by “High_CLK” code option. The internal high-speed clock supports real time clock (RTC) function. Under “IHRC_RTC” mode, the internal high-speed clock and external 32KHz oscillator active. The internal high-speed clock is the system clock source, and the external 32KHz oscillator is the RTC clock source to supply a accurately real time clock rate.

4.5 HIGH_CLK CODE OPTION

For difference clock functions, Sonix provides multi-type system high clock options controlled by “High_CLK” code option. The High_CLK code option defines the system oscillator types including IHRC_16M, IHRC_RTC, RC, 32K X’tal, 12M X’tal and 4M X’tal. These oscillator options support different bandwidth oscillator.

- I **IHRC_16M:** The system high-speed clock source is internal high-speed 16MHz RC type oscillator. In the mode, XIN and XOUT pins are bi-direction GPIO mode, and not to connect any external oscillator device.
- I **IHRC_RTC:** The system high-speed clock source is internal high-speed 16MHz RC type oscillator. The RTC clock source is external low-speed 32768Hz crystal. The XIN and XOUT pins are defined to drive external 32768Hz crystal and disables GPIO function.
- I **RC:** The system high-speed clock source is external low cost RC type oscillator. The RC oscillator circuit only connects to XIN pin, and the XOUT pin is bi-direction GPIO mode.
- I **32K X’tal:** The system high-speed clock source is external low-speed 32768Hz crystal. The option only supports 32768Hz crystal and the RTC function is workable.
- I **12M X’tal:** The system high-speed clock source is external high-speed crystal/ceramic. The oscillator bandwidth is 10MHz~16MHz.
- I **4M X’tal:** The system high-speed clock source is external high-speed crystal/resonator. The oscillator bandwidth is 1MHz~10MHz.

For power consumption under “IHRC_RTC” mode, the internal high/low-speed oscillator and external 32KHz crystal always running under normal to green mode. The internal high-speed oscillator is controlled by FSTPHX=1 under slow to green mode.

4.5.1 INTERNAL HIGH-SPEED OSCILLATOR RC TYPE (IHRC)


The internal high-speed oscillator is 16MHz RC type. The accuracy is $\pm 2\%$ under commercial condition. When the “High_CLK” code option is “IHRC_16M” or “IHRC_RTC”, the internal high-speed oscillator is enabled.

- I **IHRC_16M:** The system high-speed clock is internal 16MHz oscillator RC type. XIN/XOUT pins are general purpose I/O pins.
- I **IHRC_RTC:** The system high-speed clock is internal 16MHz oscillator RC type, and the real time clock is external 32768Hz crystal. XIN/XOUT pins connect with external 32768Hz crystal.

4.5.2 EXTERNAL HIGH-SPEED OSCILLATOR

The external high-speed oscillator includes 4MHz, 12MHz, 32KHz and RC type. The 4MHz, 12MHz and 32KHz oscillators support crystal and ceramic types connected to XIN/XOUT pins with 20pF capacitors to ground. The RC type is a low cost RC circuit only connected to XIN pin. The capacitance is not below 100pF, and use the resistance to decide the frequency.


4.5.3 EXTERNAL OSCILLATOR APPLICATION CIRCUIT



- **Note:** Connect the Crystal/Ceramic and C as near as possible to the XIN/XOUT/VSS pins of micro-controller. Connect the R and C as near as possible to the VDD pin of micro-controller.

4.6 SYSTEM LOW-SPEED CLOCK

The system low clock source is the internal low-speed oscillator built in the micro-controller. The low-speed oscillator uses RC type oscillator circuit. The frequency is affected by the voltage and temperature of the system. In common condition, the frequency of the RC oscillator is about 16KHz at 3V and 32KHz at 5V. The relation between the RC frequency and voltage is as the following figure.



The internal low RC supports watchdog clock source and system slow mode controlled by “CLKMD” bit of OSCM register.

- I **F_{osc} = Internal low RC oscillator (about 16KHz @3V, 32KHz @5V).**
- I **Slow mode $F_{cpu} = F_{osc} / 4$**

There are two conditions to stop internal low RC. One is power down mode, and the other is green mode of 32K mode and watchdog disable. If system is in 32K mode and watchdog disable, only 32K oscillator activates and system is under low power consumption.

- Ø **Example: Stop internal low-speed oscillator by power down mode.**

```
B0BSET   FCPUM0           ; To stop external high-speed oscillator and internal low-speed
                                ; oscillator called power down mode (sleep mode).
```

- **Note: The internal low-speed clock can't be turned off individually. It is controlled by CPUM0, CPUM1 (32K, watchdog disable) bits of OSCM register.**

4.7 OSCM REGISTER

The OSCM register is an oscillator control register. It controls oscillator status, system mode.

OCAH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
OSCM	0	0	0	CPUM1	CPUM0	CLKMD	STPHX	0
Read/Write	-	-	-	R/W	R/W	R/W	R/W	-
After reset	-	-	-	0	0	0	0	-

- Bit 1 **STPHX**: External high-speed oscillator control bit.
0 = External high-speed oscillator free run.
1 = External high-speed oscillator free run stop. Internal low-speed RC oscillator is still running.
- Bit 2 **CLKMD**: System high/Low clock mode control bit.
0 = Normal (dual) mode. System clock is high clock.
1 = Slow mode. System clock is internal low clock.
- Bit[4:3] **CPUM[1:0]**: CPU operating mode control bits.
00 = normal.
01 = sleep (power down) mode.
10 = green mode.
11 = reserved.

“STPHX” bit controls internal high speed RC type oscillator and external oscillator operations. When “STPHX=0”, the external oscillator or internal high speed RC type oscillator active. When “STPHX=1”, the external oscillator or internal high speed RC type oscillator are disabled. The STPHX function is depend on different high clock options to do different controls.

- I **IHRC_16M**: “STPHX=1” disables internal high speed RC type oscillator.
- I **IHRC_RTC**: “STPHX=1” disables internal high speed RC type oscillator and external 32768Hz crystal.
- I **RC, 4M, 12M, 32K**: “STPHX=1” disables external oscillator.

4.8 SYSTEM CLOCK MEASUREMENT

Under design period, the users can measure system clock speed by software instruction cycle (Fcpu). This way is useful in RC mode.

Ø **Example: Fcpu instruction cycle of external oscillator.**

```
B0BSET    P0M.0            ; Set P0.0 to be output mode for outputting Fcpu toggle signal.
```

@@:


```
B0BSET    P0.0            ; Output Fcpu toggle signal in low-speed clock mode.
B0BCLR    P0.0            ; Measure the Fcpu frequency by oscilloscope.
JMP        @B
```

- **Note: Do not measure the RC frequency directly from XIN; the probe impedance will affect the RC frequency.**


4.9 SYSTEM CLOCK TIMING

Parameter	Symbol	Description	Typical
Hardware configuration time	Tcfg	$2048 * F_{ILRC}$	64ms @ $F_{ILRC} = 32\text{KHz}$ 128ms @ $F_{ILRC} = 16\text{KHz}$
Oscillator start up time	Tost	The start-up time is depended on oscillator's material, factory and architecture. Normally, the low-speed oscillator's start-up time is lower than high-speed oscillator. The RC type oscillator's start-up time is faster than crystal type oscillator.	-
Oscillator warm-up time	Tosp	Oscillator warm-up time of reset condition. $2048 * F_{hosc}$ (Power on reset, LVD reset, watchdog reset, external reset pin active.)	64ms @ $F_{hosc} = 32\text{KHz}$ 512us @ $F_{hosc} = 4\text{MHz}$ 128us @ $F_{hosc} = 16\text{MHz}$
		Oscillator warm-up time of power down mode wake-up condition. $2048 * F_{hosc}$Crystal/resonator type oscillator, e.g. 32768Hz crystal, 4MHz crystal, 16MHz crystal... $32 * F_{hosc}$RC type oscillator, e.g. external RC type oscillator, internal high-speed RC type oscillator.	X'tal: 64ms @ $F_{hosc} = 32\text{KHz}$ 512us @ $F_{hosc} = 4\text{MHz}$ 128us @ $F_{hosc} = 16\text{MHz}$ RC: 8us @ $F_{hosc} = 4\text{MHz}$ 2us @ $F_{hosc} = 16\text{MHz}$


I Power On Reset Timing




I External Reset Pin Reset Timing




I Watchdog Reset Timing



I Power Down Mode Wake-up Timing




I Green Mode Wake-up Timing



I Oscillator Start-up Time

The start-up time is depended on oscillator's material, factory and architecture. Normally, the low-speed oscillator's start-up time is lower than high-speed oscillator. The RC type oscillator's start-up time is faster than crystal type oscillator.




5 SYSTEM OPERATION MODE

5.1 OVERVIEW

The chip builds in four operating mode for difference clock rate and power saving reason. These modes control oscillators, op-code operation and analog peripheral devices' operation.

- I Normal mode: System high-speed operating mode.
- I Slow mode: System low-speed operating mode.
- I Power down mode: System power saving mode (Sleep mode).
- I Green mode: System ideal mode.

Operating Mode Control Block



Operating Mode Clock Control Table

Operating Mode	Normal Mode	Slow Mode	Green Mode	Power Down Mode
EHOSC	Running	By STPHX	By STPHX	Stop
IHRC	Running	By STPHX	By STPHX	Stop
ILRC	Running	Running	Running	Stop
EHOSC with RTC	Running	By STPHX	Running	Stop
IHRC with RTC	Running	By STPHX	Running	Stop
ILRC with RTC	Running	Running	Running	Stop
CPU instruction	Executing	Executing	Stop	Stop
T0 timer	By T0ENB	By T0ENB	By T0ENB	Inactive
TC0 timer	By TC0ENB	By TC0ENB	By TC0ENB (PWM/Buzzer active)	Inactive
PWM1	By TC1ENB	By TC1ENB	By TC1ENB	Inactive
PWM2	By TC2ENB	By TC2ENB	By TC2ENB	Inactive
PWM3	By TC3ENB	By TC3ENB	By TC3ENB	Inactive
ADC	By ADCENB	By ADCENB	Inactive	Inactive
Watchdog timer	By Watch_Dog Code option	By Watch_Dog Code option	By Watch_Dog Code option	By Watch_Dog Code option
Internal interrupt	All active	All active	T0	All inactive
External interrupt	All active	All active	All active	All inactive
Wakeup source	-	-	P0, T0 Reset	P0, Reset

- I **EHOSC**: External high-speed oscillator (XIN/XOUT).
- I **IHRC**: Internal high-speed oscillator RC type.
- I **ILRC**: Internal low-speed oscillator RC type.

5.2 NORMAL MODE

The Normal Mode is system high clock operating mode. The system clock source is from high speed oscillator. The program is executed. After power on and any reset trigger released, the system inserts into normal mode to execute program. When the system is wake-up from power down mode, the system also inserts into normal mode. In normal mode, the high speed oscillator actives, and the power consumption is largest of all operating modes.

- | The program is executed, and full functions are controllable.
- | The system rate is high speed.
- | The high speed oscillator and internal low speed RC type oscillator active.
- | Normal mode can be switched to other operating modes through OSCM register.
- | Power down mode is wake-up to normal mode.
- | Slow mode is switched to normal mode.
- | Green mode from normal mode is wake-up to normal mode.

5.3 SLOW MODE

The slow mode is system low clock operating mode. The system clock source is from internal low speed RC type oscillator. The slow mode is controlled by CLKMD bit of OSCM register. When CLKMD=0, the system is in normal mode. When CLKMD=1, the system inserts into slow mode. The high speed oscillator won't be disabled automatically after switching to slow mode, and must be disabled by SPTHX bit to reduce power consumption. In slow mode, the system rate is fixed $F_{osc}/4$ (F_{osc} is internal low speed RC type oscillator frequency).

- | The program is executed, and full functions are controllable.
- | The system rate is low speed ($F_{osc}/4$).
- | The internal low speed RC type oscillator actives, and the high speed oscillator is controlled by SPTHX=1. In slow mode, to stop high speed oscillator is strongly recommendation.
- | Slow mode can be switched to other operating modes through OSCM register.
- | Power down mode from slow mode is wake-up to normal mode.
- | Normal mode is switched to slow mode.
- | Green mode from slow mode is wake-up to slow mode.

5.4 POWER DOWN MDOE

The power down mode is the system ideal status. No program execution and oscillator operation. Whole chip is under low power consumption status under 1uA. The power down mode is waked up by P0 hardware level change trigger. Any operating modes into power down mode, the system is waked up to normal mode. Inserting power down mode is controlled by CPUM0 bit of OSCM register. When CPUM0=1, the system inserts into power down mode. After system wake-up from power down mode, the CPUM0 bit is disabled (zero status) automatically.

- | The program stops executing, and full functions are disabled.
- | All oscillators including external high speed oscillator, internal high speed oscillator and internal low speed oscillator stop.
- | The power consumption is under 1uA.
- | The system inserts into normal mode after wake-up from power down mode.
- | The power down mode wake-up source is P0 level change trigger.

- **Note: If the system is in normal mode, to set SPTHX=1 to disable the high clock oscillator. The system is under no system clock condition. This condition makes the system stay as power down mode, and can be wake-up by P0 level change trigger.**

5.5 GREEN MODE

The green mode is another system ideal status not like power down mode. In power down mode, all functions and hardware devices are disabled. But in green mode, the system clock source keeps running, so the power consumption of green mode is larger than power down mode. In green mode, the program isn't executed, but the timer with wake-up function actives as enabled, and the timer clock source is the non-stop system clock. The green mode has 2 wake-up sources. One is the P0 level change trigger wake-up. The other one is internal timer with wake-up function occurring overflow. That's mean users can setup one fix period to timer, and the system is waked up until the time out. Inserting green mode is controlled by CPUM1 bit of OSCM register. When CPUM1=1, the system inserts into green mode. After system wake-up from green mode, the CPUM1 bit is disabled (zero status) automatically.

- I The program stops executing, and full functions are disabled.
- I Only the timer with wake-up function actives.
- I The oscillator to be the system clock source keeps running, and the other oscillators operation is depend on system operation mode configuration.
- I If inserting green mode from normal mode, the system insets to normal mode after wake-up.
- I If inserting green mode from slow mode, the system insets to slow mode after wake-up.
- I The green mode wake-up sources are P0 level change trigger and unique time overflow.
- I PWM and buzzer output functions active in green mode, but the timer can't wake-up the system as overflow.

- **Note: Sonix provides "GreenMode" macro to control green mode operation. It is necessary to use "GreenMode" macro to control system inserting green mode. The macro includes three instructions. Please take care the macro length as using BRANCH type instructions, e.g. bts0, bts1, b0bts0, b0bts1, ins, incms, decs, decms, cmprs, jmp, or the routine would be error.**

5.6 OPERATING MODE CONTROL MACRO

Sonix provides operating mode control macros to switch system operating mode easily.

Macro	Length	Description
SleepMode	1-word	The system insets into Sleep Mode (Power Down Mode).
GreenMode	3-word	The system inserts into Green Mode.
SlowMode	2-word	The system inserts into Slow Mode and stops high speed oscillator.
Slow2Normal	5-word	The system returns to Normal Mode from Slow Mode. The macro includes operating mode switch, enable high speed oscillator, high speed oscillator warm-up delay time.

∅ **Example: Switch normal/slow mode to power down (sleep) mode.**

```
SleepMode ; Declare "SleepMode" macro directly.
```

∅ **Example: Switch normal mode to slow mode.**

```
SlowMode ; Declare "SlowMode" macro directly.
```

∅ **Example: Switch slow mode to normal mode (The external high-speed oscillator stops).**

```
Slow2Normal ; Declare "Slow2Normal" macro directly.
```

∅ **Example: Switch normal/slow mode to green mode.**

```
GreenMode ; Declare "GreenMode" macro directly.
```

∅ **Example: Switch normal/slow mode to green mode and enable T0 wake-up function.**

; Set T0 timer wakeup function.

```
BOBCLR FT0IEN ; To disable T0 interrupt service
BOBCLR FT0ENB ; To disable T0 timer
MOV A,#20H ;
BOMOV T0M,A ; To set T0 clock = Fcpu / 64
MOV A,#74H ;
BOMOV T0C,A ; To set T0C initial value = 74H (To set T0 interval = 10 ms)
BOBCLR FT0IEN ; To disable T0 interrupt service
BOBCLR FT0IRQ ; To clear T0 interrupt request
BOBSET FT0ENB ; To enable T0 timer
```

; Go into green mode

```
GreenMode ; Declare "GreenMode" macro directly.
```

∅ **Example: Switch normal/slow mode to green mode and enable T0 wake-up function with RTC.**

```
CLR T0C ; Clear T0 counter.
BOBSET FT0TB ; Enable T0 RTC function.
BOBSET FT0ENB ; To enable T0 timer.
```

; Go into green mode

```
GreenMode ; Declare "GreenMode" macro directly.
```


5.7 WAKEUP

5.7.1 OVERVIEW

Under power down mode (sleep mode) or green mode, program doesn't execute. The wakeup trigger can wake the system up to normal mode or slow mode. The wakeup trigger sources are external trigger (P0 level change) and internal trigger (T0 timer overflow).

- I Power down mode is waked up to normal mode. The wakeup trigger is only external trigger (P0 level change)
- I Green mode is waked up to last mode (normal mode or slow mode). The wakeup triggers are external trigger (P0/P1 level change) and internal trigger (T0 timer overflow).

5.7.2 WAKEUP TIME

When the system is in power down mode (sleep mode), the high clock oscillator stops. When waked up from power down mode, MCU waits a period for stabilizing the oscillator circuit. After the wakeup time, the system goes into the normal mode.

– **Note: Wakeup from green mode is no wakeup time because the clock doesn't stop in green mode.**

The wake-up time of the external high-speed (12M_X'tal, 4M_X'tal, 32K_X'tal) crystal type oscillator is as the following.

$$\text{The Wakeup time} = 1/F_{osc} * 2048 \text{ (sec)} + \text{high clock start-up time}$$

- ∅ Example: In power down mode (sleep mode), the system is waked up. After the wakeup time, the system goes into normal mode. The wakeup time is as the following.

$$\begin{aligned} \text{The wakeup time} &= 1/F_{osc} * 2048 = 0.512 \text{ ms} \quad (4\text{MHz crystal}) \\ \text{The total wakeup time} &= 0.512 \text{ ms} + \text{oscillator start-up time} \end{aligned}$$

$$\begin{aligned} \text{The wakeup time} &= 1/F_{osc} * 2048 = 64 \text{ ms} \quad (32\text{KHzHz crystal}) \\ \text{The total wakeup time} &= 64 \text{ ms} + \text{oscillator start-up time} \end{aligned}$$

The wake-up time of the external high speed RC type oscillator is as the following.

$$\text{The Wakeup time} = 1/F_{osc} * 32 \text{ (sec)} + \text{clock start-up time}$$

- ∅ Example: In power down mode (sleep mode), the system is waked up. After the wakeup time, the system goes into normal mode. The wakeup time is as the following.

$$\begin{aligned} \text{The wakeup time} &= 1/F_{osc} * 32 = 8 \text{ us} \quad (4\text{MHz RC}) \\ \text{The total wakeup time} &= 8 \text{ us} + \text{oscillator start-up time} \end{aligned}$$

The wake-up time of the internal high-speed 16MHz RC type oscillator is as the following.

$$\text{The Wakeup time of 16MHz RC type oscillator mode} = 1/F_{osc} * 32 \text{ (sec)} + \text{clock start-up time}$$

- ∅ Example: In power down mode (sleep mode), the system is waked up. After the wakeup time, the system goes into normal mode. The wakeup time is as the following.


$$\begin{aligned} \text{The wakeup time} &= 1/F_{osc} * 32 = 2 \text{ us} \quad (16\text{MHz RC}) \\ \text{The total wakeup time} &= 2 \text{ us} + \text{oscillator start-up time} \end{aligned}$$

– **Note: The high clock start-up time is depended on the VDD and oscillator type of high clock.**

6 INTERRUPT

6.1 OVERVIEW

This MCU provides eight interrupt sources, including three internal interrupt (T0/TC0/ADC) and one external interrupt (INT0). The external interrupt can wakeup the chip while the system is switched from power down mode to high-speed normal mode, and interrupt request is latched until return to normal mode. Once interrupt service is executed, the GIE bit in STKP register will clear to “0” for stopping other interrupt request. On the contrast, when interrupt service exits, the GIE bit will set to “1” to accept the next interrupts’ request. All of the interrupt request signals are stored in INTRQ register.



- **Note: The GIE bit must enable during all interrupt operation.**

6.2 INTEN INTERRUPT ENABLE REGISTER

INTEN is the interrupt request control register including three internal interrupts, two external interrupts enable control bits. One of the register to be set "1" is to enable the interrupt request function. Once of the interrupt occur, the stack is incremented and program jump to ORG 8 to execute interrupt service routines. The program exits the interrupt service routine when the returning interrupt service routine instruction (RETI) is executed.

0C9H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTEN	ADCIEN	-	TC0IEN	TOIEN	-	-	-	P00IEN
Read/Write	R/W	-	R/W	R/W	-	-	-	R/W
After reset	0	-	0	0	-	-	-	0

Bit 0 **P00IEN**: External P0.0 interrupt (INT0) control bit.
0 = Disable INT0 interrupt function.
1 = Enable INT0 interrupt function.

Bit 4 **TOIEN**: T0 timer interrupt control bit.
0 = Disable T0 interrupt function.
1 = Enable T0 interrupt function.

Bit 5 **TC0IEN**: TC0 timer interrupt control bit.
0 = Disable TC0 interrupt function.
1 = Enable TC0 interrupt function.

Bit 7 **ADCIEN**: ADC interrupt control bit.
0 = Disable ADC interrupt function.
1 = Enable ADC interrupt function.

6.3 INTRQ INTERRUPT REQUEST REGISTER

INTRQ is the interrupt request flag register. The register includes all interrupt request indication flags. Each one of the interrupt requests occurs, the bit of the INTRQ register would be set "1". The INTRQ value needs to be clear by programming after detecting the flag. In the interrupt vector of program, users know the any interrupt requests occurring by the register and do the routine corresponding of the interrupt request.

0C8H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTRQ	ADCIRQ	-	TC0IRQ	TOIRQ	-	-	-	P00IRQ
Read/Write	R/W	-	R/W	R/W	-	-	-	R/W
After reset	0	-	0	0	-	-	-	0

Bit 0 **P00IRQ**: External P0.0 interrupt (INT0) request flag.
0 = None INT0 interrupt request.
1 = INT0 interrupt request.

Bit 4 **TOIRQ**: T0 timer interrupt request flag.
0 = None T0 interrupt request.
1 = T0 interrupt request.

Bit 5 **TC0IRQ**: TC0 timer interrupt request flag.
0 = None TC0 interrupt request.
1 = TC0 interrupt request.

Bit 7 **ADCIRQ**: ADC interrupt request flag.
0 = None ADC interrupt request.
1 = ADC interrupt request.

6.4 GIE GLOBAL INTERRUPT OPERATION

GIE is the global interrupt control bit. All interrupts start work after the GIE = 1 It is necessary for interrupt service request. One of the interrupt requests occurs, and the program counter (PC) points to the interrupt vector (ORG 8) and the stack add 1 level.

ODFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STKP	GIE	-	-	-	-	STKPB2	STKPB1	STKPB0
Read/Write	R/W	-	-	-	-	R/W	R/W	R/W
After reset	0	-	-	-	-	1	1	1

Bit 7 **GIE:** Global interrupt control bit.
 0 = Disable global interrupt.
 1 = Enable global interrupt.

Ø **Example: Set global interrupt control bit (GIE).**

BOBSET FGIE ; Enable GIE

- **Note: The GIE bit must enable during all interrupt operation.**

6.5 PUSH, POP ROUTINE

When any interrupt occurs, system will jump to ORG 8 and execute interrupt service routine. It is necessary to save ACC, PFLAG data. The chip includes "PUSH", "POP" for in/out interrupt service routine. The two instructions save and load ACC, PFLAG data into buffers and avoid main routine error after interrupt service routine finishing.

- **Note:** "PUSH", "POP" instructions save and load ACC/PFLAG without (NT0, NPD). PUSH/POP buffer is an unique buffer and only one level.

Ø **Example:** Store ACC and PAFLG data by PUSH, POP instructions when interrupt service routine executed.

```

                ORG      0
                JMP      START

                ORG      8
                JMP      INT_SERVICE

START:         ORG      10H
                ...

INT_SERVICE:  PUSH                    ; Save ACC and PFLAG to buffers.
                ...
                POP                    ; Load ACC and PFLAG from buffers.

                RETI                   ; Exit interrupt service vector
                ...
                ENDP

```

6.6 EXTERNAL INTERRUPT OPERATION (INT0)

INT0 is external interrupt trigger source and builds in edge trigger configuration function. When the external edge trigger occurs, the external interrupt request flag will be set to “1” no matter the external interrupt control bit enabled or disable. When external interrupt control bit is enabled and external interrupt edge trigger is occurring, the program counter will jump to the interrupt vector (ORG 8) and execute interrupt service routine.

The external interrupt builds in wake-up latch function. That means when the system is triggered wake-up from power down mode, the wake-up source is external interrupt source (P0.0), and the trigger edge direction matches interrupt edge configuration, the trigger edge will be latched, and the system executes interrupt service routine fist after wake-up.

0BFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PEDGE	-	-	-	P00G1	P00G0	-	-	-
Read/Write	-	-	-	R/W	R/W	-	-	-
After reset	-	-	-	0	0	-	-	-

Bit[4:3] **P00G[1:0]**: INT0 edge trigger select bits.

00 = reserved,
01 = rising edge,
10 = falling edge,
11 = rising/falling bi-direction.

Ø **Example: Setup INT0 interrupt request and bi-direction edge trigger.**

```

MOV      A, #18H
B0MOV    PEDGE, A           ; Set INT0 interrupt trigger as bi-direction edge.

B0BSET   FP00IEN           ; Enable INT0 interrupt service
B0BCLR   FP00IRQ           ; Clear INT0 interrupt request flag
B0BSET   FGIE              ; Enable GIE
    
```

Ø **Example: INT0 interrupt service routine.**

```

ORG      8                  ; Interrupt vector
JMP      INT_SERVICE

INT_SERVICE:
...
; Push routine to save ACC and PFLAG to buffers.

B0BTS1   FP00IRQ           ; Check P00IRQ
JMP      EXIT_INT         ; P00IRQ = 0, exit interrupt vector

B0BCLR   FP00IRQ           ; Reset P00IRQ
...
; INT0 interrupt service routine

EXIT_INT:
...
; Pop routine to load ACC and PFLAG from buffers.
RETI    ; Exit interrupt vector
    
```

6.7 T0 INTERRUPT OPERATION

When the T0C counter occurs overflow, the T0IRQ will be set to "1" however the T0IEN is enable or disable. If the T0IEN = 1, the trigger event will make the T0IRQ to be "1" and the system enter interrupt vector. If the T0IEN = 0, the trigger event will make the T0IRQ to be "1" but the system will not enter interrupt vector. Users need to care for the operation under multi-interrupt situation.

Ø Example: T0 interrupt request setup. Fcpu = 4MHz / 4.

```

B0BCLR    FT0IEN    ; Disable T0 interrupt service
B0BCLR    FT0ENB    ; Disable T0 timer
MOV       A, #20H   ;
B0MOV     T0M, A    ; Set T0 clock = Fcpu / 64
MOV       A, #64H   ; Set T0C initial value = 64H
B0MOV     T0C, A    ; Set T0 interval = 10 ms

B0BSET    FT0IEN    ; Enable T0 interrupt service
B0BCLR    FT0IRQ    ; Clear T0 interrupt request flag
B0BSET    FT0ENB    ; Enable T0 timer

B0BSET    FGIE      ; Enable GIE

```

Ø Example: T0 interrupt service routine.

```

INT_SERVICE:
    ORG      8          ; Interrupt vector
    JMP     INT_SERVICE

...
; Push routine to save ACC and PFLAG to buffers.

    B0BTS1  FT0IRQ    ; Check T0IRQ
    JMP     EXIT_INT   ; T0IRQ = 0, exit interrupt vector

    B0BCLR  FT0IRQ    ; Reset T0IRQ
    MOV     A, #64H   ; Reset T0C.
    B0MOV   T0C, A    ; T0 interrupt service routine
    ...
EXIT_INT:
    ...
; Pop routine to load ACC and PFLAG from buffers.

    RETI          ; Exit interrupt vector

```

6.8 TC0 INTERRUPT OPERATION

When the TC0C counter overflows, the TC0IRQ will be set to "1" no matter the TC0IEN is enable or disable. If the TC0IEN and the trigger event TC0IRQ is set to be "1". As the result, the system will execute the interrupt vector. If the TC0IEN = 0, the trigger event TC0IRQ is still set to be "1". Moreover, the system won't execute interrupt vector even when the TC0IEN is set to be "1". Users need to be cautious with the operation under multi-interrupt situation.

Ø Example: TC0 interrupt request setup.

```

B0BCLR    FTC0IEN    ; Disable TC0 interrupt service
B0BCLR    FTC0ENB    ; Disable TC0 timer
MOV       A, #20H    ;
B0MOV     TC0M, A    ; Set TC0 clock = Fcpu / 64
MOV       A, #74H    ; Set TC0C initial value = 74H
B0MOV     TC0C, A    ; Set TC0 interval = 10 ms

B0BSET    FTC0IEN    ; Enable TC0 interrupt service
B0BCLR    FTC0IRQ    ; Clear TC0 interrupt request flag
B0BSET    FTC0ENB    ; Enable TC0 timer

B0BSET    FGIE       ; Enable GIE

```

Ø Example: TC0 interrupt service routine.

```

INT_SERVICE:
ORG       8          ; Interrupt vector
JMP      INT_SERVICE

...
; Push routine to save ACC and PFLAG to buffers.

B0BTS1   FTC0IRQ    ; Check TC0IRQ
JMP      EXIT_INT   ; TC0IRQ = 0, exit interrupt vector

B0BCLR   FTC0IRQ    ; Reset TC0IRQ
MOV      A, #74H    ; Reset TC0C.
B0MOV    TC0C, A    ; TC0 interrupt service routine
...
EXIT_INT:
...
; Pop routine to load ACC and PFLAG from buffers.

RETI     ; Exit interrupt vector

```


6.9 ADC INTERRUPT OPERATION

When the ADC converting successfully, the ADCIRQ will be set to “1” no matter the ADCIEN is enable or disable. If the ADCIEN and the trigger event ADCIRQ is set to be “1”. As the result, the system will execute the interrupt vector. If the ADCIEN = 0, the trigger event ADCIRQ is still set to be “1”. Moreover, the system won’t execute interrupt vector even when the ADCIEN is set to be “1”. Users need to be cautious with the operation under multi-interrupt situation.

Ø Example: ADC interrupt request setup.

```

B0BCLR      FADCIEN      ; Disable ADC interrupt service

MOV         A, #10110000B ;
B0MOV      ADM, A        ; Enable P4.0 ADC input and ADC function.
MOV        A, #00000000B ; Set ADC converting rate = Fcpu/16
B0MOV      ADR, A

B0BSET      FADCIEN      ; Enable ADC interrupt service
B0BCLR      FADCIRQ      ; Clear ADC interrupt request flag
B0BSET      FGIE         ; Enable GIE

B0BSET      FADS         ; Start ADC transformation

```

Ø Example: ADC interrupt service routine.

```

INT_SERVICE:
ORG         8             ; Interrupt vector
JMP        INT_SERVICE

...
; Push routine to save ACC and PFLAG to buffers.

B0BTS1     FADCIRQ       ; Check ADCIRQ
JMP        EXIT_INT      ; ADCIRQ = 0, exit interrupt vector

B0BCLR     FADCIRQ       ; Reset ADCIRQ
...
; ADC interrupt service routine

EXIT_INT:
...
; Pop routine to load ACC and PFLAG from buffers.

RETI       ; Exit interrupt vector

```

6.10 MULTI-INTERRUPT OPERATION

Under certain condition, the software designer uses more than one interrupt requests. Processing multi-interrupt request requires setting the priority of the interrupt requests. The IRQ flags of interrupts are controlled by the interrupt event. Nevertheless, the IRQ flag "1" doesn't mean the system will execute the interrupt vector. In addition, which means the IRQ flags can be set "1" by the events without enable the interrupt. Once the event occurs, the IRQ will be logic "1". The IRQ and its trigger event relationship is as the below table.

<i>Interrupt Name</i>	<i>Trigger Event Description</i>
P00IRQ	P0.0 trigger controlled by PEDGE
T0IRQ	T0C overflow
TC0IRQ	TC0C overflow
ADCIRQ	ADC converting end.

For multi-interrupt conditions, two things need to be taking care of. One is to set the priority for these interrupt requests. Two is using IEN and IRQ flags to decide which interrupt to be executed. Users have to check interrupt control bit and interrupt request flag in interrupt routine.

Ø Example: Check the interrupt request under multi-interrupt operation

```

        ORG          8          ; Interrupt vector
        JMP          INT_SERVICE

INT_SERVICE:
        ...          ; Push routine to save ACC and PFLAG to buffers.

INTP00CHK:          ; Check INT0 interrupt request
        B0BTS1      FP00IEN   ; Check P00IEN
        JMP          INTT0CHK  ; Jump check to next interrupt
        B0BTS0      FP00IRQ   ; Check P00IRQ
        JMP          INTP00

INTT0CHK:           ; Check T0 interrupt request
        B0BTS1      FT0IEN   ; Check T0IEN
        JMP          INTTC0CHK ; Jump check to next interrupt
        B0BTS0      FT0IRQ   ; Check T0IRQ
        JMP          INTT0     ; Jump to T0 interrupt service routine
        ; Check TC0 interrupt request
INTTC0CHK:         ; Check TC0IEN
        B0BTS1      FTC0IEN  ; Check TC0IEN
        JMP          INTADCHK  ; Jump check to next interrupt
        B0BTS0      FTC0IRQ  ; Check TC0IRQ
        JMP          INTTC0    ; Jump to TC0 interrupt service routine
        ; Check ADC interrupt request
INTADCHK:          ; Check ADCIEN
        B0BTS1      FADCIE   ; Check ADCIEN
        JMP          INT_EXIT  ; Jump to exit of IRQ
        B0BTS0      FADCIRQ  ; Check ADCIRQ
        JMP          INTADC    ; Jump to ADC interrupt service routine

INT_EXIT:
        ...          ; Pop routine to load ACC and PFLAG from buffers.

        RETI         ; Exit interrupt vector

```

7 I/O PORT

7.1 OVERVIEW

The micro-controller builds in 16 pin I/O. Most of the I/O pins are mixed with analog pins and special function pins. The I/O shared pin list is as following.

I/O Pin		Shared Pin		Shared Pin Control Condition
Name	Type	Name	Type	
P0.0	I/O	INT0	DC	P00IEN=1
P0.1	I	RST	DC	Reset_Pin code option = Reset
		VPP	HV	OTP Programming
P0.3	I/O	XIN	AC	High_CLK code option = RC, 32K, 4M, 12M, IHRC_RTC
P0.2	I/O	XOUT	AC	High_CLK code option = 32K, 4M, 12M, IHRC_RTC
P0.4	I/O	AIN8	AC	ADENB=1, GCHS=1, CHS[3:0] = 1000b
		PWM3	DC	TC3ENB=1, PWM3OUT=1
P0.5	I/O	AIN9	AC	ADENB=1, GCHS=1, CHS[3:0] = 1001b
		PWM2	DC	TC2ENB=1, PWM2OUT=1
P0.6	I/O	AIN10	AC	ADENB=1, GCHS=1, CHS[3:0] = 1010b
		PWM1	DC	TC1ENB=1, PWM1OUT=1
P0.7	I/O	AIN11	AC	ADENB=1, GCHS=1, CHS[3:0] = 1011b
		PWM0	DC	TC0ENB=1, PWM0OUT=1
		BZ0	DC	TC0ENB=1, TC0OUT=1, PWM0OUT=0
P4.0	I/O	AIN0	AC	ADENB=1, GCHS=1, CHS[3:0] = 0000b
		AVREFH	AC	ADENB=1, EVHENB=1
P4[7:1]	I/O	AIN[7:1]	AC	ADENB=1, GCHS=1, CHS[3:0] = 0001b~0111b

* DC: Digital Characteristic. AC: Analog Characteristic. HV: High Voltage Characteristic.

7.2 I/O PORT MODE

The port direction is programmed by PnM register. When the bit of PnM register is “0”, the pin is input mode. When the bit of PnM register is “1”, the pin is output mode.

0B8H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P0M	P07M	P06M	P05M	P04M	P03M	P02M	-	P00M
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	-	R/W
After reset	0	0	0	0	0	0	-	0

0C4H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P4M	P47M	P46M	P45M	P44M	P43M	P42M	P41M	P40M
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

Bit[7:0] **PnM[7:0]**: Pn mode control bits. (n = 0~4).

0 = Pn is input mode.

1 = Pn is output mode.

- **Note:**
1. Users can program them by bit control instructions (**B0BSET**, **B0BCLR**).
 2. **P0.1** input only pin, and the **P0M.1** is undefined.

∅ Example: I/O mode selecting

```
CLR          P0M          ; Set all ports to be input mode.
CLR          P4M
```

```
MOV          A, #0FFH     ; Set all ports to be output mode.
B0MOV       P0M, A
B0MOV       P4M, A
```

```
B0BCLR      P4M.0        ; Set P4.0 to be input mode.
B0BSET      P4M.0        ; Set P4.0 to be output mode.
```

7.3 I/O PULL UP REGISTER

The I/O pins build in internal pull-up resistors and only support I/O input mode. The port internal pull-up resistor is programmed by PnUR register. When the bit of PnUR register is “0”, the I/O pin’s pull-up is disabled. When the bit of PnUR register is “1”, the I/O pin’s pull-up is enabled.

0E0H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P0UR	P07R	P06R	P05R	P04R	P03R	P02R	-	P00R
Read/Write	W	W	W	W	W	W	-	W
After reset	0	0	0	0	0	0	-	0

1

0E4H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P4UR	P47R	P46R	P45R	P44R	P43R	P42R	P41R	P40R
Read/Write	W	W	W	W	W	W	W	W
After reset	0	0	0	0	0	0	0	0

- **Note: P0.1 is input only pin and without pull-up resistor. The P0UR.1 is undefined.**

Ø Example: I/O Pull up Register

```
MOV      A, #0FFH      ; Enable Port0, 4 Pull-up register,
B0MOV   P0UR, A       ;
B0MOV   P4UR,A
```

7.4 I/O PORT DATA REGISTER

0D0H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P0	P07	P06	P05	P04	P03	P02	P01	P00
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R	R/W
After reset	0	0	0	0	0	0	0	0

0D4H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P4	P47	P46	P45	P44	P43	P42	P41	P40
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

- **Note: The P01 keeps "1" when external reset enable by code option.**

∅ **Example: Read data from input port.**

```
B0MOV      A, P0           ; Read data from Port 0
B0MOV      A, P4           ; Read data from Port 4
```

∅ **Example: Write data to output port.**

```
MOV        A, #0FFH       ; Write data FFH to all Port.
B0MOV      P0, A
B0MOV      P4, A
```

∅ **Example: Write one bit data to output port.**

```
BOBSET     P4.0           ; Set P4.0 to be "1".
BOBCLR     P4.0           ; Set P4.0 to be "0".
```

7.5 PORT 0/4 ADC SHARE PIN

The Port 0 and Port 4 are shared with ADC input function and no Schmitt trigger structure. Only one pin of port 0 and port 4 can be configured as ADC input in the same time by ADM register. The other pins of port 0 and port4 are digital I/O pins. Connect an analog signal to COMS digital input pin, especially the analog signal level is about 1/2 VDD will cause extra current leakage. In the power down mode, the above leakage current will be a big problem. Unfortunately, if users connect more than one analog input signal to port 0 and port 4 will encounter above current leakage situation. P0CON and P4CON are Port 0 and Port 4 Configuration register. Write "1" into P0CON.n and P4CON.n will configure related port 0 and port 4 pin as pure analog input pin to avoid current leakage.

0AEH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P4CON	P4CON7	P4CON6	P4CON5	P4CON4	P4CON3	P4CON2	P4CON1	P4CON0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

Bit[4:0] **P4CON[7:0]**: P4.n configuration control bits.
 0 = P4.n can be an analog input (ADC input) or digital I/O pins.
 1 = P4.n is pure analog input, can't be a digital I/O pin.

0AFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P0CON	P0CON7	P0CON6	P0CON5	P0CON4				
Read/Write	R/W	R/W	R/W	R/W				
After reset	0	0	0	0				

Bit[7:4] **P0CON[7:4]**: P0.n configuration control bits.
 0 = P0.n can be an analog input (ADC input) or digital I/O pins.
 1 = P0.n is pure analog input, can't be a digital I/O pin.

- **Note: When Port 0.n and Port 4.n are general I/O port not ADC channel, P0CON.n and P4CON.n must be set to "0" or the Port0.n and Port 4.n digital I/O signal would be isolated.**

ADC analog input is controlled by GCHS and CHSn bits of ADM register. If GCHS = 0, P0.n and P4.n is general purpose bi-direction I/O port. If GCHS = 1, P0.n and P4.n are pointed by CHSn is ADC analog signal input pin.

0B1H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ADM	ADENB	ADS	EOC	GCHS	CHS3	CHS2	CHS1	CHS0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

Bit 4 **GCHS**: Global channel select bit.
 0 = Disable AIN channel.
 1 = Enable AIN channel.

Bit[2:0] **CHS[3:0]**: ADC input channels select bit.
 0000 = AIN0, 0001 = AIN1, 0010 = AIN2, 0011 = AIN3, 0100 = AIN4, 0101 = AIN5, 0110 = AIN6,
 0111 = AIN7, 1000 = AIN8, 1001 = AIN9, 1010 = AIN10, 1011 = AIN11, 1100~1111 = Reserved.

- **Note: For P0.n and P4.n general purpose I/O function, users should make sure of P0.n and P4.n's ADC channel is disabled, or P0.n and P4.n are automatically set as ADC analog input when GCHS = 1 and CHS[3:0] point to P0.n or P4.n.**

Ø Example: Set P4.1 to be general purpose input mode. P4CON.1 must be set as "0".

; Check GCHS and CHS[3:0] status.

```
B0BCLR      FGCHS      ;If CHS[3:0] point to P4.1 (CHS[3:0]=0001B), set GCHS=0
                ;If CHS[3:0] don't point to P4.1 (CHS[3:0]≠0001B), don't
                ;care GCHS status.
```

; Clear P4CON.

```
MOV         A, #0x00      ; Enable P4.1 digital function.
B0MOV      P4CON, A
```

; Enable P4.1 input mode.

```
B0BCLR      P4M.1      ; Set P4.1 as input mode.
```

Ø Example: Set P4.1 to be general purpose output. P4CON.1 must be set as "0".

; Check GCHS and CHS[3:0] status.

```
B0BCLR      FGCHS      ;If CHS[3:0] point to P4.1 (CHS[3:0]=0001B), set GCHS=0.
                ;If CHS[3:0] don't point to P4.1 (CHS[3:0]≠0001B), don't
                ;care GCHS status.
```

; Clear P4CON.

```
MOV         A, #0x00      ; Enable P4.1 digital function.
B0MOV      P4CON, A
```

; Set P4.1 output buffer to avoid glitch.

```
B0BSET      P4.1      ; Set P4.1 buffer as "1".
```

; or

```
B0BCLR      P4.1      ; Set P4.1 buffer as "0".
```

; Enable P4.1 output mode.

```
B0BSET      P4M.1      ; Set P4.1 as input mode.
```

P4.0 is shared with general purpose I/O, ADC input (AIN0) and ADC external high reference voltage input. EVHENB flag of VREFH register is external ADC high reference voltage input control bit. If EVHENB is enabled, P4.0 general purpose I/O and ADC analog input (AIN0) functions are disabled. P4.0 pin is connected to external ADC high reference voltage directly.

– **Note:** For P4.0 general purpose I/O and AIN0 functions, EVHENB must be set as "0".

Ø Example: Set P4.0 to be general purpose input mode. EVHENB and P4CON.0 bits must be set as "0".

; Check AVREFH status.

```
B0BTS0      FEVHENB     ; Check EVHENB = 0.
B0BCLR      FEVHENB     ; EVHENB = 1, clear it to disable external ADC high
                ; reference input.
                ; EVHENB = 0, execute next routine.
```

; Check GCHS and CHS[3:0] status.

```
B0BCLR      FGCHS      ;If CHS[3:0] point to P4.0 (CHS[3:0]=0000B), set GCHS=0
                ;If CHS[3:0] don't point to P4.0 (CHS[3:0]≠0000B), don't
                ;care GCHS status.
```

; Clear P4CON.

```
MOV         A, #0x00      ; Enable P4.0 digital function.
B0MOV      P4CON, A
```

; Enable P4.0 input mode.

```
B0BCLR      P4M.0      ; Set P4.0 as input mode.
```


Ø Example: Set P4.0 to be general purpose output. EVHENB and P4CON.0 bits must be set as "0".

; Check AVREFH status.

```

BOBTS0      FEVHENB      ; Check EVHENB = 0.
BOBCLR      FEVHENB      ; EVHENB = 1, clear it to disable external ADC high
                                     ; reference input.
                                     ; EVHENB = 0, execute next routine.

```

; Check GCHS and CHS[3:0] status.

```

BOBCLR      FGCHS      ;If CHS[3:0] point to P4.0 (CHS[3:0]=0000B), set GCHS=0
                                     ;If CHS[3:0] don't point to P4.0 (CHS[3:0]≠0000B), don't
                                     ;care GCHS status.

```

; Clear P4CON.

```

MOV          A, #0x00      ; Enable P4.0 digital function.
BOMOV       P4CON, A

```

; Set P4.0 output buffer to avoid glitch.

```

BOBSET      P4.0          ; Set P4.0 buffer as "1".

```

; or

```

BOBCLR      P4.0          ; Set P4.0 buffer as "0".

```

; Enable P4.0 output mode.

```

BOBSET      P4M.0        ; Set P4.0 as input mode.

```

8 TIMERS

8.1 WATCHDOG TIMER

The watchdog timer (WDT) is a binary up counter designed for monitoring program execution. If the program goes into the unknown status by noise interference, WDT overflow signal raises and resets MCU. Watchdog clock controlled by code option and the clock source is internal low-speed oscillator.

Watchdog overflow time = 8192 / Internal Low-Speed oscillator (sec).

VDD	Internal Low RC Freq.	Watchdog Overflow Time
3V	16KHz	512ms
5V	32KHz	256ms

The watchdog timer has three operating options controlled “WatchDog” code option.

- I **Disable:** Disable watchdog timer function.
- I **Enable:** Enable watchdog timer function. Watchdog timer actives in normal mode and slow mode. In power down mode and green mode, the watchdog timer stops.
- I **Always_On:** Enable watchdog timer function. The watchdog timer actives and not stop in power down mode and green mode.

In high noisy environment, the “Always_On” option of watchdog operations is the strongly recommendation to make the system reset under error situations and re-start again.

Watchdog clear is controlled by WDTR register. Moving **0x5A** data into WDTR is to reset watchdog timer.

OCCH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
WDTR	WDTR7	WDTR6	WDTR5	WDTR4	WDTR3	WDTR2	WDTR1	WDTR0
Read/Write	W	W	W	W	W	W	W	W
After reset	0	0	0	0	0	0	0	0

Ø **Example: An operation of watchdog timer is as following. To clear the watchdog timer counter in the top of the main routine of the program.**

Main:

```

MOV      A, #5AH          ; Clear the watchdog timer.
B0MOV    WDTR, A
...
CALL     SUB1
CALL     SUB2
...
JMP     MAIN

```

Ø **Example: Clear watchdog timer by “@RST_WDT” macro of Sonix IDE.**

Main:

```

@RST_WDT          ; Clear the watchdog timer.
...
CALL     SUB1
CALL     SUB2
...
JMP     MAIN

```

Watchdog timer application note is as following.

- I Before clearing watchdog timer, check I/O status and check RAM contents can improve system error.
- I Don't clear watchdog timer in interrupt vector and interrupt service routine. That can improve main routine fail.
- I Clearing watchdog timer program is only at one part of the program. This way is the best structure to enhance the watchdog timer function.

Ø **Example: An operation of watchdog timer is as following. To clear the watchdog timer counter in the top of the main routine of the program.**

Main:

```
... ; Check I/O.
```

```
... ; Check RAM
```

Err: JMP \$; I/O or RAM error. Program jump here and don't

```
; clear watchdog. Wait watchdog timer overflow to reset IC.
```

Correct:

```
; I/O and RAM are correct. Clear watchdog timer and
```

```
; execute program.
```

```
; Clear the watchdog timer.
```

```
MOV A, #5AH
B0MOV WDTR, A
```

```
...
CALL SUB1
```

```
CALL SUB2
```

```
...
```

```
...
```

```
...
```


```
JMP MAIN
```

8.2 T0 8-BIT BASIC TIMER

8.2.1 OVERVIEW

The T0 timer is an 8-bit binary up timer with basic timer function. The basic timer function supports flag indicator (T0IRQ bit) and interrupt operation (interrupt vector). The interval time is programmable through T0M, T0C registers and supports RTC function. The T0 builds in green mode wake-up function. When T0 timer overflow occurs under green mode, the system will be waked-up to last operating mode.


- F 8-bit programmable up counting timer:** Generate time-out at specific time intervals based on the selected clock frequency.
- F Interrupt function:** T0 timer function supports interrupt function. When T0 timer occurs overflow, the T0IRQ activates and the system points program counter to interrupt vector to do interrupt sequence.
- F RTC function:** T0 supports RTC function. The RTC clock source is from external low speed 32K oscillator when T0TB=1. **RTC function is only available in High_Clk code option = "IHRC_RTC".**
- F Green mode function:** T0 timer keeps running in green mode and wakes up system when T0 timer overflows.



- **Note: In RTC mode, the T0 interval time is fixed at 0.5 sec and T0C is 256 counts.**

8.2.2 T0 Timer Operation

T0 timer is controlled by T0ENB bit. When T0ENB=0, T0 timer stops. When T0ENB=1, T0 timer starts to count. T0C increases “1” by timer clock source. When T0 overflow event occurs, T0IRQ flag is set as “1” to indicate overflow and cleared by program. The overflow condition is T0C count from full scale (0xFF) to zero scale (0x00). T0 doesn’t build in double buffer, so load T0C by program when T0 timer overflows to fix the correct interval time. If T0 timer interrupt function is enabled (T0IEN=1), the system will execute interrupt procedure. The interrupt procedure is system program counter points to interrupt vector (ORG 8) and executes interrupt service routine after T0 overflow occurrence. Clear T0IRQ by program is necessary in interrupt procedure. T0 timer can works in normal mode, slow mode and green mode. In green mode, T0 keeps counting, set T0IRQ and wakes up system when T0 timer overflows.



T0 clock source is Fcpu (instruction cycle) through T0rate[2:0] pre-scaler to decide $F_{cpu}/2 \sim F_{cpu}/256$. T0 length is 8-bit (256 steps), and the one count period is each cycle of input clock.

T0rate[2:0]	T0 Clock	T0 Interval Time					
		Fhosc=16MHz, Fcpu=Fhosc/4		Fhosc=4MHz, Fcpu=Fhosc/4		IHRC_RTC mode	
		max. (ms)	Unit (us)	max. (ms)	Unit (us)	max. (sec)	Unit (ms)
000b	Fcpu/256	16.384	64	65.536	256	-	-
001b	Fcpu/128	8.192	32	32.768	128	-	-
010b	Fcpu/64	4.096	16	16.384	64	-	-
011b	Fcpu/32	2.048	8	8.192	32	-	-
100b	Fcpu/16	1.024	4	4.096	16	-	-
101b	Fcpu/8	0.512	2	2.048	8	-	-
110b	Fcpu/4	0.256	1	1.024	4	-	-
111b	Fcpu/2	0.128	0.5	0.512	2	-	-
-	32768Hz/64	-	-	-	-	0.5	1.953

8.2.3 T0M MODE REGISTER

T0M is T0 timer mode control register to configure T0 operating mode including T0 pre-scaler, clock source... These configurations must be setup completely before enabling T0 timer.

0D8H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
T0M	T0ENB	T0rate2	T0rate1	T0rate0	-	-	TC0CKS1	T0TB
Read/Write	R/W	R/W	R/W	R/W	-	-	R/W	R/W
After reset	0	0	0	0	-	-	0	0

Bit 0 **T0TB**: RTC clock source control bit.
0 = Disable RTC (T0 clock source from Fcpu).
1 = Enable RTC.

Bit [6:4] **TORATE[2:0]**: T0 timer clock source select bits.
000 = Fcpu/256, 001 = Fcpu/128, 010 = Fcpu/64, 011 = Fcpu/32, 100 = Fcpu/16, 101 = Fcpu/8, 110 = Fcpu/4, 111 = Fcpu/2.

Bit 7 **T0ENB**: T0 counter control bit.
0 = Disable T0 timer.
1 = Enable T0 timer.

- **Note: TORATE is not available in RTC mode. The T0 interval time is fixed at 0.5 sec.**

8.2.4 T0C COUNTING REGISTER

T0C is T0 8-bit counter. When T0C overflow occurs, the T0IRQ flag is set as "1" and cleared by program. The T0C decides T0 interval time through below equation to calculate a correct value. It is necessary to write the correct value to T0C register, and then enable T0 timer to make sure the first cycle correct. After one T0 overflow occurs, the T0C register is loaded a correct value by program.

0D9H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
T0C	T0C7	T0C6	T0C5	T0C4	T0C3	T0C2	T0C1	T0C0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

The equation of T0C initial value is as following.

$$T0C \text{ initial value} = 256 - (T0 \text{ interrupt interval time} * T0 \text{ clock rate})$$

Ø **Example: To calculation T0C to obtain 10ms T0 interval time. T0 clock source is Fcpu = 4MHz/4 = 1MHz. Select TORATE=001 (Fcpu/128). T0 interval time = 10ms. T0 clock rate = 4MHz/4/128.**

$$\begin{aligned} T0C \text{ initial value} &= 256 - (T0 \text{ interval time} * \text{input clock}) \\ &= 256 - (10\text{ms} * 4\text{MHz} / 4 / 128) \\ &= 256 - (10^{-2} * 4 * 10^6 / 4 / 128) \\ &= B2H \end{aligned}$$

- **Note: In RTC mode, T0C is 256 counts and generates T0 0.5 sec interval time. Don't change T0C value in RTC mode.**

8.2.5 T0 TIMER OPERATION EXPLAME

I T0 TIMER CONFIGURATION:

; Reset T0 timer.

```
MOV      A, #0x00      ; Clear T0M register.
B0MOV   T0M, A
```

; Set T0 clock source and T0 rate.

```
MOV      A, #0nnn0000b
B0MOV   T0M, A
```

; Set T0C register for T0 Interval time.

```
MOV      A, #value
B0MOV   T0C, A
```

; Clear T0IRQ

```
B0BCLR  FT0IRQ
```

; Enable T0 timer and interrupt function.

```
B0BSET  FT0IEN      ; Enable T0 interrupt function.
B0BSET  FT0ENB      ; Enable T0 timer.
```

I T0 works in RTC mode:

; Reset T0 timer.

```
MOV      A, #0x00      ; Clear T0M register.
B0MOV   T0M, A
```

; Set T0 RTC function.

```
B0BSET  FT0TB
```

; Clear T0C.

```
CLR     T0C
```

; Clear T0IRQ

```
B0BCLR  FT0IRQ
```

; Enable T0 timer and interrupt function.


```
B0BSET  FT0IEN      ; Enable T0 interrupt function.
B0BSET  FT0ENB      ; Enable T0 timer.
```

8.3 TIMER/COUNTER 0 (TC0)

8.3.1 OVERVIEW


The TC0 timer is an 8-bit binary up timer with basic timer, event counter, PWM and buzzer functions. The basic timer function supports flag indicator (TC0IRQ bit) and interrupt operation (interrupt vector). The interval time is programmable through TC0M, TC0C, TC0R registers. The event counter is changing TC0 clock source from system clock (Fcpu/Fhosc) to external clock like signal (e.g. continuous pulse, R/C type oscillating signal...). TC0 becomes a counter to count external clock number to implement measure application. TC0 builds in duty/cycle programmable PWM. The PWM cycle and resolution are controlled by TC0M and TC0R registers. TC0 builds in buzzer function to output TC0/2 signal. TC0 supports auto-reload function. When TC0 timer overflow occurs, the TC0C will be reloaded from TC0R automatically. The main purposes of the TC0 timer are as following.

- F 8-bit programmable up counting timer:** Generate time-out at specific time intervals based on the selected clock frequency.
- F Interrupt function:** TC0 timer function supports interrupt function. When TC0 timer occurs overflow, the TC0IRQ actives and the system points program counter to interrupt vector to do interrupt sequence.
- F Event Counter:** The event counter function counts the external clock counts.
- F PWM output:** The PWM is duty/cycle programmable controlled by T0rate, TC0R, ALOAD0 and TC0OUT bits of TC0M register.
- F Buzzer output:** The Buzzer output signal is 1/2 cycle of TC0 interval time.
- F Green mode function:** All TC0 functions (timer, PWM, Buzzer, event counter, auto-reload) keeps running in green mode and no wake-up function.



8.3.2 TC0 TIMER OPERATION

TC0 timer is controlled by TC0ENB bit. When TC0ENB=0, TC0 timer stops. When TC0ENB=1, TC0 timer starts to count. Before enabling TC0 timer, setup TC0 timer's configurations to select timer function modes, e.g. basic timer, interrupt function...TC0C increases "1" by timer clock source. When TC0 overflow event occurs, TC0IRQ flag is set as "1" to indicate overflow and cleared by program. The overflow condition is TC0C count from full scale (0xFF) to zero scale (0x00). In difference function modes, TC0C value relates to operation. If TC0C value changing effects operation, the transition of operations would make timer function error. So TC0 builds in double buffer to avoid these situations happen. The double buffer concept is to flash TC0C during TC0 counting, to set the new value to TC0R (reload buffer), and the new value will be loaded from TC0R to TC0C after TC0 overflow occurrence automatically. In the next cycle, the TC0 timer runs under new conditions, and no any transitions occur. The auto-reload function is no any control interface and always actives as TC0 enables. If TC0 timer interrupt function is enabled (TC0IEN=1), the system will execute interrupt procedure. The interrupt procedure is system program counter points to interrupt vector (ORG 000CH) and executes interrupt service routine after TC0 overflow occurrence. Clear TC0IRQ by program is necessary in interrupt procedure. TC0 timer can works in normal mode, slow mode and green mode. But in green mode, TC0 keep counting, set TC0IRQ and outputs PWM and buzzer, but can't wake-up system.



TC0 provides different clock sources to implement different applications and configurations. TC0 clock source includes Fcpu (instruction cycle), Fhosc (high speed oscillator) and external input pin (P0.0) controlled by TC0CKS and TC0CKS1 bits. TC0CKS1 bit selects the clock source is from Fcpu or Fhosc. If TC0CKS1=0, TC0 clock source is Fcpu through TC0rate[2:0] pre-scalar to decide Fcpu/2~Fcpu/256. If TC0CKS1=1, TC0 clock source is Fhosc through TC0rate[2:0] pre-scalar to decide Fhosc/1~Fhosc/128. TC0CKS bit controls the clock source is external input pin or controlled by TC0CKS1 bit. If TC0CKS=0, TC0 clock source is selected by TC0CKS1 bit. If TC0CKS=1, TC0 clock source is external input pin that means to enable event counter function. TC0rate[2:0] pre-scalar is unless when TC0CKS=1 condition. TC0 length is 8-bit (256 steps), and the one count period is each cycle of input clock.

TC0CKS1	TC0rate[2:0]	TC0 Clock	TC0 Interval Time			
			Fhosc=16MHz, Fcpu=Fhosc/4		Fhosc=4MHz, Fcpu=Fhosc/4	
			max. (ms)	Unit (us)	max. (ms)	Unit (us)
0	000b	Fcpu/256	16.384	64	65.536	256
0	001b	Fcpu/128	8.192	32	32.768	128
0	010b	Fcpu/64	4.096	16	16.384	64
0	011b	Fcpu/32	2.048	8	8.192	32
0	100b	Fcpu/16	1.024	4	4.096	16
0	101b	Fcpu/8	0.512	2	2.048	8
0	110b	Fcpu/4	0.256	1	1.024	4
0	111b	Fcpu/2	0.128	0.5	0.512	2
1	000b	Fhosc/128	2.048	8	8.192	32
1	001b	Fhosc/64	1.024	4	4.096	16
1	010b	Fhosc/32	0.512	2	2.048	8
1	011b	Fhosc/16	0.256	1	1.024	4
1	100b	Fhosc/8	0.128	0.5	0.512	2
1	101b	Fhosc/4	0.064	0.25	0.256	1
1	110b	Fhosc/2	0.032	0.125	0.128	0.5
1	111b	Fhosc/1	0.016	0.0625	0.064	0.25

8.3.3 TC0M MODE REGISTER

TC0M is TC0 timer mode control register to configure TC0 operating mode including TC0 pre-scalar, clock source, PWM function...These configurations must be setup completely before enabling TC0 timer.

0DAH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC0M	TC0ENB	TC0rate2	TC0rate1	TC0rate0	TC0CKS	ALOAD0	TC0OUT	PWM0OUT
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

- Bit 0 **PWM0OUT**: PWM output control bit.
0 = Disable PWM output function, and P0.7 is GPIO mode.
1 = Enable PWM output function, and P0.7 outputs PWM signal.
- Bit 1 **TC0OUT**: TC0 time out toggle signal output control bit. **Only valid when PWM0OUT = 0.**
0 = Disable buzzer output function, and P0.7 is GPIO mode.
1 = Enable buzzer function, and P0.7 outputs TC0/2 buzzer signal.
- Bit 2 **ALOAD0**: Auto-reload control bit. **Only valid when PWM0OUT = 0.**
0 = Disable TC0 auto-reload function.
1 = Enable TC0 auto-reload function.
- Bit 3 **TC0CKS**: TC0 clock source select bit.
0 = Internal clock (Fcpu and Fhosc controlled by TC0CKS1 bit).
1 = External input pin (P0.0/INT0) and enable event counter function. **TC0rate[2:0] bits are useless.**
- Bit [6:4] **TC0RATE[2:0]**: TC0 timer clock source select bits.
TC0CKS=0, TC0CKS1=0 -> 000 = Fcpu/256, 001 = Fcpu/128, 010 = Fcpu/64, 011 = Fcpu/32, 100 = Fcpu/16, 101 = Fcpu/8, 110 = Fcpu/4, 111 = Fcpu/2.
TC0CKS=0, TC0CKS1=1 -> 000 = Fhosc/128, 001 = Fhosc/64, 010 = Fhosc/32, 011 = Fhosc/16, 100 = Fhosc/8, 101 = Fhosc/4, 110 = Fhosc/2, 111 = Fhosc/1.
- Bit 7 **TC0ENB**: TC0 counter control bit.
0 = Disable TC0 timer.
1 = Enable TC0 timer.

0D8H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
T0M	T0ENB	T0rate2	T0rate1	T0rate0	-	-	TC0CKS1	T0TB
Read/Write	R/W	R/W	R/W	R/W	-	-	R/W	R/W
After reset	0	0	0	0	-	-	0	0

- Bit 1 **TC0CKS1**: TC0 clock source control bits.
0 = TC0 clock source is Fcpu.
1 = TC0 clock source is Fhosc.

8.3.4 TC0C COUNTING REGISTER

TC0C is TC0 8-bit counter. When TC0C overflow occurs, the TC0IRQ flag is set as “1” and cleared by program. The TC0C decides TC0 interval time through below equation to calculate a correct value. It is necessary to write the correct value to TC0C register and TC0R register first time, and then enable TC0 timer to make sure the first cycle correct. After one TC0 overflow occurs, the TC0C register is loaded a correct value from TC0R register automatically, not program.

0DBH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC0C	TC0C7	TC0C6	TC0C5	TC0C4	TC0C3	TC0C2	TC0C1	TC0C0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

The equation of TC0C initial value is as following.

$$\text{TC0C initial value} = N - (\text{TC0 interrupt interval time} * \text{TC0 clock rate})$$

N is TC0 overflow boundary number. TC0 timer overflow time has six types (TC0 timer, TC0 event counter, TC0 Fcpu clock source, TC0 Fhosc clock source, PWM mode and no PWM mode). These parameters decide TC0 overflow time and valid value as follow table.

TC0CKS	PWM0	ALOAD0	TC0OUT	N	TC0C valid value	TC0C value binary type	Remark
0	0	x	x	256	0x00~0xFF	00000000b~11111111b	Overflow per 256 count
	1	0	0	256	0x00~0xFF	00000000b~11111111b	Overflow per 256 count
	1	0	1	64	0x00~0x3F	xx000000b~xx111111b	Overflow per 64 count
	1	1	0	32	0x00~0x1F	xxx00000b~xxx11111b	Overflow per 32 count
	1	1	1	16	0x00~0x0F	xxxx0000b~xxxx1111b	Overflow per 16 count
1	-	-	-	256	0x00~0xFF	00000000b~11111111b	Overflow per 256 count

8.3.5 TC0R AUTO-LOAD REGISTER

TC0 timer builds in auto-reload function, and TC0R register stores reload data. When TC0C overflow occurs, TC0C register is loaded data from TC0R register automatically. Under TC0 timer counting status, to modify TC0 interval time is to modify TC0R register, not TC0C register. New TC0C data of TC0 interval time will be updated after TC0 timer overflow occurrence, TC0R loads new value to TC0C register. But at the first time to setup TC0M, TC0C and TC0R must be set the same value before enabling TC0 timer. TC0 is double buffer design. If new TC0R value is set by program, the new value is stored in 1st buffer. Until TC0 overflow occurs, the new value moves to real TC0R buffer. This way can avoid any transitional condition to affect the correctness of TC0 interval time and PWM output signal.

0CDH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC0R	TC0R7	TC0R6	TC0R5	TC0R4	TC0R3	TC0R2	TC0R1	TC0R0
Read/Write	W	W	W	W	W	W	W	W
After reset	0	0	0	0	0	0	0	0

The equation of TC0R initial value is as following.


$$\text{TC0R initial value} = N - (\text{TC0 interrupt interval time} * \text{input clock})$$

N is TC0 overflow boundary number. TC0 timer overflow time has six types (TC0 timer, TC0 event counter, TC0 Fcpu clock source, TC0 Fhosc clock source, PWM mode and no PWM mode). These parameters decide TC0 overflow time and valid value as follow table.

TC0CKS	PWM0	ALOAD0	TC0OUT	N	TC0R valid value	TC0R value binary type	Remark
0	0	x	x	256	0x00~0xFF	00000000b~11111111b	Overflow per 256 count
	1	0	0	256	0x00~0xFF	00000000b~11111111b	Overflow per 256 count
	1	0	1	64	0x00~0x3F	xx000000b~xx111111b	Overflow per 64 count
	1	1	0	32	0x00~0x1F	xxx00000b~xxx11111b	Overflow per 32 count
	1	1	1	16	0x00~0x0F	xxxx0000b~xxxx1111b	Overflow per 16 count
1	-	-	-	256	0x00~0xFF	00000000b~11111111b	Overflow per 256 count


8.3.6 TC0 EVENT COUNTER

TC0 event counter is set the TC0 clock source from external input pin (P0.0). When TC0CKS=1, TC0 clock source is switch to external input pin (P0.0). TC0 event counter trigger direction is falling edge. When one falling edge occurs, TC0C will up one count. When TC0C counts from 0xFF to 0x00, TC0 triggers overflow event. The external event counter input pin's wake-up function of GPIO mode is disabled when TC0 event counter function enabled to avoid event counter signal trigger system wake-up and not keep in power saving mode. The external event counter input pin's external interrupt function is also disabled when TC0 event counter function enabled, and the P00IRQ bit keeps "0" status. The event counter usually is used to measure external continuous signal rate, e.g. continuous pulse, R/C type oscillating signal...These signal phase don't synchronize with MCU's main clock. Use TC0 event to measure it and calculate the signal rate in program for different applications.



8.3.7 TC0 CLOCK FREQUENCY OUTPUT (BUZZER)


Buzzer output (TC0OUT) is from TC0 timer/counter frequency output function. By setting the TC0 clock frequency, the clock signal is output to P0.7 and the P0.7 general purpose I/O function is auto-disable. The TC0OUT frequency is divided by 2 from TC0 interval time. TC0OUT frequency is 1/2 TC0 frequency. The TC0 clock has many combinations and easily to make difference frequency. The TC0OUT frequency waveform is as following.



- **Note: Buzzer output is enabled, and "PWM0OUT" must be "0".**

8.3.8 PULSE WIDTH MODULATION (PWM)


The PWM is duty/cycle programmable design to offer various PWM signals. When TC0 timer enables and PWM0OUT bit sets as “1” (enable PWM output), the PWM output pin outputs PWM signal. One cycle of PWM signal is high pulse first, and then low pulse outputs. TC0RATE, ALOAD0, TC0OUT bits control the cycle of PWM, and TC0R decides the duty (high pulse width length) of PWM. TC0C initial value must be set to zero when TC0 timer enables. When TC0C count is equal to TC0R, the PWM high pulse finishes and exchanges to low level. When TC0 overflows, one complete PWM cycle finishes. The PWM exchanges to high level for next cycle. If modify the PWM cycle by program as PWM outputting, the new cycle occurs at next cycle when TC0C loaded from TC0R.




The PWM builds in four programmable resolution (1/256, 1/64, 1/32, 1/16) controlled by ALOAD0 and TC0OUT bits as PWM0OUT = 1.

When ALOAD0, TC0OUT = 00b, the PWM’s resolution is 1/256. TC0C and TC0R valid range is from 0x00~0xFF.
 When ALOAD0, TC0OUT = 01b, the PWM’s resolution is 1/64. TC0C and TC0R valid range is from 0x00~0x3F.
 When ALOAD0, TC0OUT = 10b, the PWM’s resolution is 1/32. TC0C and TC0R valid range is from 0x00~0x1F.
 When ALOAD0, TC0OUT = 11b, the PWM’s resolution is 1/16. TC0C and TC0R valid range is from 0x00~0x0F.

TC0R controls the high pulse width of PWM for PWM’s duty. When TC0C = TC0R, PWM output exchanges to low status. When PWM outputs, TC0IRQ still actives as TC0 overflows, and TC0 interrupt function actives as TC0IEN = 1. TC0 interrupt interval time is equal to PWM’s cycle in PWM mode. That means TC0 interrupt period has four resolution following ALOAD0 and TC0OUT values. But strongly recommend be careful to use PWM and TC0 timer together, and make sure both functions work well.



The PWM output pin is shared with GPIO and switch to output PWM signal as PWM0OUT=1 automatically. If PWM0OUT bit is cleared to disable PWM, the output pin exchanges to last GPIO mode automatically. It easily to implement carry signal on/off operation, not to control TC0ENB bit.



8.3.9 TC0 TIMER OPERATION EXPLAME

I TC0 TIMER CONFIGURATION:

; Reset TC0 timer.

```
CLR          TC0M          ; Clear TC0M register.
```

; Set TC0 clock source and TC0 rate.

```
MOV          A, #0nnn0000b ; Set TC0RATE[2:0].
```

```
B0MOV        TC0M, A
B0BCLR       FTC0CKS1      ; TC0 clock source is Fcpu.
```

; or

```
B0BSET       FTC0CKS1      ; TC0 clock source is Fhosc.
```

; Set TC0C and TC0R register for TC0 Interval time.

```
MOV          A, #value     ; TC0C must be equal to TC0R.
```

```
B0MOV        TC0C, A
```

```
B0MOV        TC0R, A
```

; Clear TC0IRQ

```
B0BCLR       FTC0IRQ
```

; Enable TC0 timer and interrupt function.

```
B0BSET       FTC0IEN      ; Enable TC0 interrupt function.
```

```
B0BSET       FTC0ENB      ; Enable TC0 timer.
```

I TC0 EVENT COUNTER CONFIGURATION:**; Reset TC0 timer.**

CLR TC0M ; Clear TC0M register.

; Enable TC0 event counter.

B0BSET FTC0CKS ; Set TC0 clock source from external input pin (P0.0).

; Set TC0C and TC0R register for TC0 Interval time.MOV A, #value ; TC0C must be equal to TC0R.
B0MOV TC0C, A
B0MOV TC0R, A**; Clear TC0IRQ**

B0BCLR FTC0IRQ

; Enable TC0 timer and interrupt function.B0BSET FTC0IEN ; Enable TC0 interrupt function.
B0BSET FTC0ENB ; Enable TC0 timer.**I TC0 BUZZER CONFIGURATION:****; Reset TC0 timer.**

CLR TC0M ; Clear TC0M register.

; Set TC0 clock source and TC0 rate.

MOV A, #0nnn0000b ; Set TC0RATE[2:0].

B0MOV TC0M, A

B0BCLR FTC0CKS1 ; TC0 clock source is Fcpu.

; or

B0BSET FTC0CKS1 ; TC0 clock source is Fhosc.

; Set TC0C and TC0R register for TC0 Interval time.

MOV A, #value ; TC0C must be equal to TC0R.

B0MOV TC0C, A

B0MOV TC0R, A

; Enable Buzzer and TC0 timer.

B0BSET FTC0OUT ; Enable Buzzer.

B0BSET FTC0ENB ; Enable TC0 timer.

I TC0 PWM CONFIGURATION:**; Reset TC0 timer.**

CLR TC0M ; Clear TC0M register.

; Set TC0 clock source and TC0 rate.

MOV A, #0nnn0000b ; Set TC0RATE[2:0].

B0MOV TC0M, A

B0BCLR FTC0CKS1 ; TC0 clock source is Fcpu.

; or

B0BSET FTC0CKS1 ; TC0 clock source is Fhosc.

; Set PWM cycle/resolution.

B0BCLR FALOAD0 ; 00b = 1/256

; or

B0BSET FALOAD0 ; 01b = 1/64

; 10b = 1/32

; 11b = 1/16

; or

B0BCLR FTC0OUT

B0BSET FTC0OUT

; Set TC0R register for PWM duty and TC0C.

MOV A, #value

B0MOV TC0R, A

CLR TC0C

; Enable PWM and TC0 timer.

B0BSET FPWM0OUT ; Enable PWM.


B0BSET FTC0ENB ; Enable TC0 timer.

8.4 PWM1 GENERATOR (TC1)

8.4.1 OVERVIEW

The TC1 timer is an 8-bit binary up timer and only supports PWM function. The interval time is programmable through TC1M, TC1C, TC1R registers. TC1's PWM is duty/cycle programmable structure. The PWM cycle and resolution are controlled by TC1M and TC1R registers. TC1 supports auto-reload function. When TC1 timer overflow occurs, the TC1C will be reloaded from TC1R automatically. The main purposes of the TC1 timer are as following.

- F PWM output:** The PWM is duty/cycle programmable controlled by TC1rate, TC1R, ALOAD1 and TC1OUT bits of TC1M register.
- F Green mode function:** TC1's PWM function keeps running in green mode.



8.4.2 TC1M MODE REGISTER

TC1M is TC1 timer mode control register to configure TC1 operating mode including TC1 pre-scaler, clock source, PWM function... These configurations must be setup completely before enabling TC1 timer.

0DCH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC1M	TC1ENB	TC1rate2	TC1rate1	TC1rate0	TC1CKS	ALOAD1	TC1OUT	PWM1OUT
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

- Bit 0 PWM1OUT:** PWM output control bit.
0 = Disable PWM output function, and P0.6 is GPIO mode.
1 = Enable PWM output function, and P0.6 outputs PWM signal.
- Bit [2:1] ALOAD1, TC1OUT:** TC1's PWM resolution control bits.
00 = 1/256. 01 = 1/64. 10 = 1/32. 11 = 1/16.
- Bit 3 TC1CKS:** TC1 clock source control bits.
0 = TC1 clock source is Fcpu.
1 = TC1 clock source is Fhosc.
- Bit [6:4] TC1RATE[2:0]:** TC1 timer clock source select bits.
TC1CKS=0 -> 000 = Fcpu/256, 001 = Fcpu/128, 010 = Fcpu/64, 011 = Fcpu/32, 100 = Fcpu/16, 101 = Fcpu/8, 110 = Fcpu/4, 111 = Fcpu/2.
TC1CKS=1 -> 000 = Fhosc/128, 001 = Fhosc/64, 010 = Fhosc/32, 011 = Fhosc/16, 100 = Fhosc/8, 101 = Fhosc/4, 110 = Fhosc/2, 111 = Fhosc/1.
- Bit 7 TC1ENB:** TC1 counter control bit.
0 = Disable TC1 timer.
1 = Enable TC1 timer.

8.4.3 TC1C COUNTING REGISTER

ODDH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC1C	TC1C7	TC1C6	TC1C5	TC1C4	TC1C3	TC1C2	TC1C1	TC1C0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

The equation of TC1C initial value is as following.

$$TC1C \text{ initial value} = N - (TC1 \text{ interrupt interval time} * TC1 \text{ clock rate})$$

N is TC1 overflow boundary number. TC1 timer overflow time has two types (TC1 PWM mode with Fcpu clock source, TC1 PWM mode with Fhosc clock source). These parameters decide TC1 overflow time and valid value as follow table.

TC1CKS	PWM0	ALOAD1	TC1OUT	N	TC1C valid value	TC1C value binary type	Remark
0/1	1	0	0	256	0x00~0xFF	00000000b~11111111b	Overflow per 256 count
	1	0	1	64	0x00~0x3F	xx000000b~xx111111b	Overflow per 64 count
	1	1	0	32	0x00~0x1F	xxx00000b~xxx11111b	Overflow per 32 count
	1	1	1	16	0x00~0x0F	xxxx0000b~xxxx1111b	Overflow per 16 count

8.4.4 TC1R AUTO-LOAD REGISTER

ODEH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC1R	TC1R7	TC1R6	TC1R5	TC1R4	TC1R3	TC1R2	TC1R1	TC1R0
Read/Write	W	W	W	W	W	W	W	W
After reset	0	0	0	0	0	0	0	0

The equation of TC1R initial value is as following.


$$TC1R \text{ initial value} = N - (TC1 \text{ interrupt interval time} * \text{input clock})$$

N is TC1 overflow boundary number. TC1 timer overflow time has two types (TC1 PWM mode with Fcpu clock source, TC1 PWM mode with Fhosc clock source). These parameters decide TC1 overflow time and valid value as follow table.

TC1CKS	PWM0	ALOAD1	TC1OUT	N	TC1R valid value	TC1R value binary type	Remark
0/1	1	0	0	256	0x00~0xFF	00000000b~11111111b	Overflow per 256 count
	1	0	1	64	0x00~0x3F	xx000000b~xx111111b	Overflow per 64 count
	1	1	0	32	0x00~0x1F	xxx00000b~xxx11111b	Overflow per 32 count
	1	1	1	16	0x00~0x0F	xxxx0000b~xxxx1111b	Overflow per 16 count


8.4.5 PULSE WIDTH MODULATION (PWM)

The PWM is duty/cycle programmable design to offer various PWM signals. When TC1 timer enables and PWM1OUT bit sets as “1” (enable PWM output), the PWM output pin outputs PWM signal. One cycle of PWM signal is high pulse first, and then low pulse outputs. TC1RATE, ALOAD1, TC1OUT bits control the cycle of PWM, and TC1R decides the duty (high pulse width length) of PWM. TC1C initial value must be set to zero when TC1 timer enables. When TC1C count is equal to TC1R, the PWM high pulse finishes and exchanges to low level. When TC1 overflows, one complete PWM cycle finishes. The PWM exchanges to high level for next cycle. If modify the PWM cycle by program as PWM outputting, the new cycle occurs at next cycle when TC1C loaded from TC1R.




The PWM builds in four programmable resolution (1/256, 4/64, 4/32, 4/16) controlled by ALOAD1 and TC1OUT bits as PWM1OUT = 1. TC1R controls the high pulse width of PWM for PWM's duty. When TC1C = TC1R, PWM output exchanges to low status.

When ALOAD1, TC1OUT = 00b, the PWM's resolution is 1/256. TC1C and TC1R valid range is from 0x00~0xFF.
 When ALOAD1, TC1OUT = 01b, the PWM's resolution is 1/64. TC1C and TC1R valid range is from 0x00~0x3F.
 When ALOAD1, TC1OUT = 10b, the PWM's resolution is 1/32. TC1C and TC1R valid range is from 0x00~0x1F.
 When ALOAD1, TC1OUT = 11b, the PWM's resolution is 1/16. TC1C and TC1R valid range is from 0x00~0x0F.



The PWM output pin is shared with GPIO and switch to output PWM signal as PWM1OUT=1 automatically. If PWM1OUT bit is cleared to disable PWM, the output pin exchanges to last GPIO mode automatically. It easily to implement carry signal on/off operation, not to control TC1ENB bit.



8.4.6 PWM1 OPERATION EXPLAME

I TC1 PWM CONFIGURATION:

; Reset TC1 timer.

```
CLR          TC1M          ; Clear TC1M register.
```

; Set TC1 clock source and TC1 rate.

```
MOV          A, #0nnn0000b ; Set TC1RATE[2:0].
```

```
B0MOV       TC1M, A
B0BCLR      FTC1CKS       ; TC1 clock source is Fcpu.
```

; or

```
B0BSET      FTC1CKS       ; TC1 clock source is Fhosc.
```

; Set PWM cycle/resolution.

```
B0BCLR      FALOAD1       ; 00b = 1/256
```

; or

```
B0BSET      FALOAD1       ; 01b = 1/64
```

```
            ; 10b = 1/32
```

```
            ; 11b = 1/16
```

; or

```
B0BCLR      FTC1OUT
```

```
B0BSET      FTC1OUT
```

; Set TC1R register for PWM duty and TC1C.

```
MOV          A, #value
```

```
B0MOV       TC1R, A
```

```
CLR          TC1C
```

; Enable PWM and TC1 timer.

```
B0BSET      FPWM1OUT       ; Enable PWM.
```


```
B0BSET      FTC1ENB       ; Enable TC1 timer.
```

8.5 PWM2 GENERATOR (TC2)

8.5.1 OVERVIEW

The TC2 timer is an 8-bit binary up timer and only supports PWM function. The interval time is programmable through TC2M, TC2C, TC2R registers. TC2's PWM is duty/cycle programmable structure. The PWM cycle and resolution are controlled by TC2M and TC2R registers. TC2 supports auto-reload function. When TC2 timer overflow occurs, the TC2C will be reloaded from TC2R automatically. The main purposes of the TC2 timer are as following.

- F PWM output:** The PWM is duty/cycle programmable controlled by TC2rate, TC2R, ALOAD2 and TC2OUT bits of TC2M register.
- F Green mode function:** TC2's PWM function keeps running in green mode.



8.5.2 TC2M MODE REGISTER

TC2M is TC2 timer mode control register to configure TC2 operating mode including TC2 pre-scalar, clock source, PWM function... These configurations must be setup completely before enabling TC2 timer.

0A0H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC2M	TC2ENB	TC2rate2	TC2rate1	TC2rate0	TC2CKS	ALOAD2	TC2OUT	PWM2OUT
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

- Bit 0 PWM2OUT:** PWM output control bit.
0 = Disable PWM output function, and P0.5 is GPIO mode.
1 = Enable PWM output function, and P0.5 outputs PWM signal.
- Bit [2:1] ALOAD2, TC2OUT:** TC2's PWM resolution control bits.
00 = 1/256. 01 = 1/64. 10 = 1/32. 11 = 1/16.
- Bit 3 TC2CKS:** TC2 clock source control bits.
0 = TC2 clock source is Fcpu.
1 = TC2 clock source is Fhosc.
- Bit [6:4] TC2RATE[2:0]:** TC2 timer clock source select bits.
TC2CKS=0 -> 000 = Fcpu/256, 001 = Fcpu/128, 010 = Fcpu/64, 011 = Fcpu/32, 100 = Fcpu/16, 101 = Fcpu/8, 110 = Fcpu/4, 111 = Fcpu/2.
TC2CKS=1 -> 000 = Fhosc/128, 001 = Fhosc/64, 010 = Fhosc/32, 011 = Fhosc/16, 100 = Fhosc/8, 101 = Fhosc/4, 110 = Fhosc/2, 111 = Fhosc/1.
- Bit 7 TC2ENB:** TC2 counter control bit.
0 = Disable TC2 timer.
1 = Enable TC2 timer.

8.5.3 TC2C COUNTING REGISTER

0A1H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC2C	TC2C7	TC2C6	TC2C5	TC2C4	TC2C3	TC2C2	TC2C1	TC2C0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

The equation of TC2C initial value is as following.

$$\text{TC2C initial value} = N - (\text{TC2 interrupt interval time} * \text{TC2 clock rate})$$

N is TC2 overflow boundary number. TC2 timer overflow time has two types (TC2 PWM mode with Fcpu clock source, TC2 PWM mode with Fhosc clock source). These parameters decide TC2 overflow time and valid value as follow table.

TC2CKS	PWM0	ALOAD2	TC2OUT	N	TC2C valid value	TC2C value binary type	Remark
0/1	1	0	0	256	0x00~0xFF	00000000b~11111111b	Overflow per 256 count
	1	0	1	64	0x00~0x3F	xx000000b~xx111111b	Overflow per 64 count
	1	1	0	32	0x00~0x1F	xxx00000b~xxx11111b	Overflow per 32 count
	1	1	1	16	0x00~0x0F	xxxx0000b~xxxx1111b	Overflow per 16 count

8.5.4 TC2R AUTO-LOAD REGISTER

0A2H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC2R	TC2R7	TC2R6	TC2R5	TC2R4	TC2R3	TC2R2	TC2R1	TC2R0
Read/Write	W	W	W	W	W	W	W	W
After reset	0	0	0	0	0	0	0	0

The equation of TC2R initial value is as following.


$$\text{TC2R initial value} = N - (\text{TC2 interrupt interval time} * \text{input clock})$$

N is TC2 overflow boundary number. TC2 timer overflow time has two types (TC2 PWM mode with Fcpu clock source, TC2 PWM mode with Fhosc clock source). These parameters decide TC2 overflow time and valid value as follow table.

TC2CKS	PWM0	ALOAD2	TC2OUT	N	TC2R valid value	TC2R value binary type	Remark
0/1	1	0	0	256	0x00~0xFF	00000000b~11111111b	Overflow per 256 count
	1	0	1	64	0x00~0x3F	xx000000b~xx111111b	Overflow per 64 count
	1	1	0	32	0x00~0x1F	xxx00000b~xxx11111b	Overflow per 32 count
	1	1	1	16	0x00~0x0F	xxxx0000b~xxxx1111b	Overflow per 16 count


8.5.5 PULSE WIDTH MODULATION (PWM)

The PWM is duty/cycle programmable design to offer various PWM signals. When TC2 timer enables and PWM2OUT bit sets as "1" (enable PWM output), the PWM output pin outputs PWM signal. One cycle of PWM signal is high pulse first, and then low pulse outputs. TC2RATE, ALOAD2, TC2OUT bits control the cycle of PWM, and TC2R decides the duty (high pulse width length) of PWM. TC2C initial value must be set to zero when TC2 timer enables. When TC2C count is equal to TC2R, the PWM high pulse finishes and exchanges to low level. When TC2 overflows, one complete PWM cycle finishes. The PWM exchanges to high level for next cycle. If modify the PWM cycle by program as PWM outputting, the new cycle occurs at next cycle when TC2C loaded from TC2R.




The PWM builds in four programmable resolution (1/256, 4/64, 4/32, 4/16) controlled by ALOAD2 and TC2OUT bits as PWM2OUT = 1. TC2R controls the high pulse width of PWM for PWM's duty. When TC2C = TC2R, PWM output exchanges to low status.

When ALOAD2, TC2OUT = 00b, the PWM's resolution is 1/256. TC2C and TC2R valid range is from 0x00~0xFF.
 When ALOAD2, TC2OUT = 01b, the PWM's resolution is 1/64. TC2C and TC2R valid range is from 0x00~0x3F.
 When ALOAD2, TC2OUT = 10b, the PWM's resolution is 1/32. TC2C and TC2R valid range is from 0x00~0x1F.
 When ALOAD2, TC2OUT = 11b, the PWM's resolution is 1/16. TC2C and TC2R valid range is from 0x00~0x0F.



The PWM output pin is shared with GPIO and switch to output PWM signal as PWM2OUT=1 automatically. If PWM2OUT bit is cleared to disable PWM, the output pin exchanges to last GPIO mode automatically. It easily to implement carry signal on/off operation, not to control TC2ENB bit.



8.5.6 PWM2 OPERATION EXPLAME

I TC2 PWM CONFIGURATION:

; Reset TC2 timer.

```
CLR          TC2M          ; Clear TC2M register.
```

; Set TC2 clock source and TC2 rate.

```
MOV          A, #0nnn0000b ; Set TC2RATE[2:0].
```

```
B0MOV        TC2M, A
B0BCLR        FTC2CKS      ; TC2 clock source is Fcpu.
```

; or

```
B0BSET        FTC2CKS      ; TC2 clock source is Fhosc.
```

; Set PWM cycle/resolution.

```
B0BCLR        FALOAD2      ; 00b = 1/256
```

; or

```
B0BSET        FALOAD2      ; 01b = 1/64
```

```
              ; 10b = 1/32
```

```
              ; 11b = 1/16
```

; or

```
B0BCLR        FTC2OUT
```

```
B0BSET        FTC2OUT
```

; Set TC2R register for PWM duty and TC2C.

```
MOV          A, #value
```

```
B0MOV        TC2R, A
```

```
CLR          TC2C
```

; Enable PWM and TC2 timer.

```
B0BSET        FPWM2OUT      ; Enable PWM.
```


```
B0BSET        FTC2ENB      ; Enable TC2 timer.
```


8.6 PWM3 GENERATOR (TC3)

8.6.1 OVERVIEW

The TC3 timer is an 8-bit binary up timer and only supports PWM function. The interval time is programmable through TC3M, TC3C, TC3R registers. TC3's PWM is duty/cycle programmable structure. The PWM cycle and resolution are controlled by TC3M and TC3R registers. TC3 supports auto-reload function. When TC3 timer overflow occurs, the TC3C will be reloaded from TC3R automatically. The main purposes of the TC3 timer are as following.

- F PWM output:** The PWM is duty/cycle programmable controlled by TC3rate, TC3R, ALOAD3 and TC3OUT bits of TC3M register.
- F Green mode function:** TC3's PWM function keeps running in green mode.



8.6.2 TC3M MODE REGISTER

TC3M is TC3 timer mode control register to configure TC3 operating mode including TC3 pre-scalar, clock source, PWM function... These configurations must be setup completely before enabling TC3 timer.

0A3H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC3M	TC3ENB	TC3rate2	TC3rate1	TC3rate0	TC3CKS	ALOAD3	TC3OUT	PWM3OUT
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

- Bit 0** **PWM3OUT:** PWM output control bit.
0 = Disable PWM output function, and P0.4 is GPIO mode.
1 = Enable PWM output function, and P0.4 outputs PWM signal.
- Bit [2:1]** **ALOAD3, TC3OUT:** TC3's PWM resolution control bits.
00 = 1/256. 01 = 1/64. 10 = 1/32. 11 = 1/16.
- Bit 3** **TC3CKS:** TC3 clock source control bits.
0 = TC3 clock source is Fcpu.
1 = TC3 clock source is Fhosc.
- Bit [6:4]** **TC3RATE[2:0]:** TC3 timer clock source select bits.
TC3CKS=0 -> 000 = Fcpu/256, 001 = Fcpu/128, 010 = Fcpu/64, 011 = Fcpu/32, 100 = Fcpu/16, 101 = Fcpu/8, 110 = Fcpu/4, 111 = Fcpu/2.
TC3CKS=1 -> 000 = Fhosc/128, 001 = Fhosc/64, 010 = Fhosc/32, 011 = Fhosc/16, 100 = Fhosc/8, 101 = Fhosc/4, 110 = Fhosc/2, 111 = Fhosc/1.
- Bit 7** **TC3ENB:** TC3 counter control bit.
0 = Disable TC3 timer.
1 = Enable TC3 timer.

8.6.3 TC3C COUNTING REGISTER

0A4H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC3C	TC3C7	TC3C6	TC3C5	TC3C4	TC3C3	TC3C2	TC3C1	TC3C0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

The equation of TC3C initial value is as following.

$$\text{TC3C initial value} = N - (\text{TC3 interrupt interval time} * \text{TC3 clock rate})$$

N is TC3 overflow boundary number. TC3 timer overflow time has two types (TC3 PWM mode with Fcpu clock source, TC3 PWM mode with Fhosc clock source). These parameters decide TC3 overflow time and valid value as follow table.

TC3CKS	PWM0	ALOAD3	TC3OUT	N	TC3C valid value	TC3C value binary type	Remark
0/1	1	0	0	256	0x00~0xFF	00000000b~11111111b	Overflow per 256 count
	1	0	1	64	0x00~0x3F	xx000000b~xx111111b	Overflow per 64 count
	1	1	0	32	0x00~0x1F	xxx00000b~xxx11111b	Overflow per 32 count
	1	1	1	16	0x00~0x0F	xxxx0000b~xxxx1111b	Overflow per 16 count

8.6.4 TC3R AUTO-LOAD REGISTER

0A5H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC3R	TC3R7	TC3R6	TC3R5	TC3R4	TC3R3	TC3R2	TC3R1	TC3R0
Read/Write	W	W	W	W	W	W	W	W
After reset	0	0	0	0	0	0	0	0

The equation of TC3R initial value is as following.


$$\text{TC3R initial value} = N - (\text{TC3 interrupt interval time} * \text{input clock})$$

N is TC3 overflow boundary number. TC3 timer overflow time has two types (TC3 PWM mode with Fcpu clock source, TC3 PWM mode with Fhosc clock source). These parameters decide TC3 overflow time and valid value as follow table.

TC3CKS	PWM0	ALOAD3	TC3OUT	N	TC3R valid value	TC3R value binary type	Remark
0/1	1	0	0	256	0x00~0xFF	00000000b~11111111b	Overflow per 256 count
	1	0	1	64	0x00~0x3F	xx000000b~xx111111b	Overflow per 64 count
	1	1	0	32	0x00~0x1F	xxx00000b~xxx11111b	Overflow per 32 count
	1	1	1	16	0x00~0x0F	xxxx0000b~xxxx1111b	Overflow per 16 count


8.6.5 PULSE WIDTH MODULATION (PWM)

The PWM is duty/cycle programmable design to offer various PWM signals. When TC3 timer enables and PWM3OUT bit sets as “1” (enable PWM output), the PWM output pin outputs PWM signal. One cycle of PWM signal is high pulse first, and then low pulse outputs. TC3RATE, ALOAD3, TC3OUT bits control the cycle of PWM, and TC3R decides the duty (high pulse width length) of PWM. TC3C initial value must be set to zero when TC3 timer enables. When TC3C count is equal to TC3R, the PWM high pulse finishes and exchanges to low level. When TC3 overflows, one complete PWM cycle finishes. The PWM exchanges to high level for next cycle. If modify the PWM cycle by program as PWM outputting, the new cycle occurs at next cycle when TC3C loaded from TC3R.




The PWM builds in four programmable resolution (1/256, 4/64, 4/32, 4/16) controlled by ALOAD3 and TC3OUT bits as PWM3OUT = 1. TC3R controls the high pulse width of PWM for PWM's duty. When TC3C = TC3R, PWM output exchanges to low status.

When ALOAD3, TC3OUT = 00b, the PWM's resolution is 1/256. TC3C and TC3R valid range is from 0x00~0xFF.
 When ALOAD3, TC3OUT = 01b, the PWM's resolution is 1/64. TC3C and TC3R valid range is from 0x00~0x3F.
 When ALOAD3, TC3OUT = 10b, the PWM's resolution is 1/32. TC3C and TC3R valid range is from 0x00~0x1F.
 When ALOAD3, TC3OUT = 11b, the PWM's resolution is 1/16. TC3C and TC3R valid range is from 0x00~0x0F.



The PWM output pin is shared with GPIO and switch to output PWM signal as PWM3OUT=1 automatically. If PWM3OUT bit is cleared to disable PWM, the output pin exchanges to last GPIO mode automatically. It easily to implement carry signal on/off operation, not to control TC3ENB bit.



8.6.6 PWM3 OPERATION EXPLAME

I TC3 PWM CONFIGURATION:

; Reset TC3 timer.

```
CLR          TC3M          ; Clear TC3M register.
```

; Set TC3 clock source and TC3 rate.

```
MOV          A, #0nnn0000b ; Set TC3RATE[2:0].
```

```
B0MOV       TC3M, A
B0BCLR      FTC3CKS      ; TC3 clock source is Fcpu.
```

; or

```
B0BSET      FTC3CKS      ; TC3 clock source is Fhosc.
```

; Set PWM cycle/resolution.

```
B0BCLR      FALOAD3      ; 00b = 1/256
```

; or

```
B0BSET      FALOAD3      ; 01b = 1/64
```

```
B0BCLR      FTC3OUT      ; 10b = 1/32
```

```
B0BCLR      FTC3OUT      ; 11b = 1/16
```

; or

```
B0BSET      FTC3OUT
```

; Set TC3R register for PWM duty and TC3C.

```
MOV          A, #value
```

```
B0MOV       TC3R, A
```

```
CLR          TC3C
```

; Enable PWM and TC3 timer.


```
B0BSET      FPWM3OUT      ; Enable PWM.
```

```
B0BSET      FTC3ENB      ; Enable TC3 timer.
```

9 12 CHANNEL ANALOG TO DIGITAL CONVERTER (ADC)

9.1 OVERVIEW

The analog to digital converter (ADC) is SAR structure with 12-input sources and up to 4096-step resolution to transfer analog signal into 12-bits digital buffers. The ADC builds in 12-channel input source (AIN0~AIN11) to measure 12 different analog signal sources controlled by CHS[3:0] and GCHS bits. The ADC resolution can be selected 8-bit and 12-bit resolutions through ADLEN bit. The ADC converting rate can be selected by ADCKS[1:0] bits to decide ADC converting time. The ADC reference high voltage includes 5 sources controlled by VREFH register. Four internal power source including Vdd, 4V, 3V and 2V. The other one is external reference voltage input pin from P4.0 pin. The ADC builds in P0CON/P4CON registers to set pure analog input pin. It is necessary to set ADC input pin as input mode without pull-up resistor by program. After setup ADENB and ADS bits, the ADC starts to convert analog signal to digital data. When the conversion is complete, the ADC circuit will set EOC and ADCIRQ bits to "1" and the digital data outputs in ADB and ADR registers. If the ADCIEN = 1, the ADC interrupt request occurs and executes interrupt service routine when ADCIRQ = 1 after ADC converting. If ADC interrupt function is enabled (ADCIEN=1), the system will execute interrupt procedure. The interrupt procedure is system program counter points to interrupt vector (ORG 8) and executes interrupt service routine after ADC converting. Clear ADCIRQ by program is necessary in interrupt procedure.



9.2 ADC MODE REGISTER

ADM is ADC mode control register to configure ADC configurations including ADC start, ADC channel selection, ADC high reference voltage source and ADC processing indicator...These configurations must be setup completely before starting ADC converting.

0B1H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ADM	ADENB	ADS	EOC	GCHS	CHS3	CHS2	CHS1	CHS0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

Bit 7 **ADENB**: ADC control bit. **In power saving mode, disable ADC to reduce power consumption.**

0 = Disable ADC function.
1 = Enable ADC function.

Bit 6 **ADS**: ADC start control bit. **ADS bit is cleared after ADC processing automatically.**

0 = ADC converting stops.
1 = Start to execute ADC converting.

Bit 5 **EOC**: ADC status bit.

0 = ADC progressing.
1 = End of converting and reset ADS bit.

Bit 4 **GCHS**: ADC global channel select bit.

0 = Disable AIN channel.
1 = Enable AIN channel.

Bit [3:0] **CHS[2:0]**: ADC input channel select bit.

0000 = AIN0, 0001 = AIN1, 0010 = AIN2, 0011 = AIN3, 0100 = AIN4, 0101 = AIN5, 0110 = AIN6,
0111 = AIN7, 1000 = AIN8, 1001 = AIN9, 1010 = AIN10, 1011 = AIN11, 1100 ~ 1111= Reserved.

ADR register includes ADC mode control and ADC low-nibble data buffer. ADC configurations including ADC clock rate and ADC resolution. These configurations must be setup completely before starting ADC converting.

0B3H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ADR	-	ADCKS1	ADLEN	ADCKS0	ADB3	ADB2	ADB1	ADB0
Read/Write	-	R/W	R/W	R/W	R	R	R	R
After reset	-	0	0	0	-	-	-	-

Bit 6,4 **ADCKS [1:0]**: ADC's clock rate select bit.

00 = Fcpu/16, 01 = Fcpu/8, 10 = Fcpu/1, 11 = Fcpu/2

Bit 5 **ADLEN**: ADC's resolution select bits.

0 = 8-bit.
1 = 12-bit.

9.3 ADC DATA BUFFER REGISTERS

ADC data buffer is 12-bit length to store ADC converter result. The high byte is ADB register, and the low-nibble is ADR[3:0] bits. The ADB register is only 8-bit register including bit 4~bit11 ADC data. To combine ADB register and the low-nibble of ADR will get full 12-bit ADC data buffer. The ADC data buffer is a read-only register and the initial status is unknown after system reset.

- Ø **ADB[11:4]:** In 8-bit ADC mode, the ADC data is stored in ADB register.
- Ø **ADB[11:0]:** In 12-bit ADC mode, the ADC data is stored in ADB and ADR registers.

0B2H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ADB	ADB11	ADB10	ADB9	ADB8	ADB7	ADB6	ADB5	ADB4
Read/Write	R	R	R	R	R	R	R	R
After reset	-	-	-	-	-	-	-	-

Bit[7:0] **ADB[7:0]:** 8-bit ADC data buffer and the high-byte data buffer of 12-bit ADC.

0B3H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ADR	-	ADCKS1	ADLEN	ADCKS0	ADB3	ADB2	ADB1	ADB0
Read/Write	-	R/W	R/W	R/W	R	R	R	R
After reset	-	0	0	0	-	-	-	-

Bit [3:0] **ADB [3:0]:** 12-bit low-nibble ADC data buffer.

The AIN input voltage v.s. ADB output data

AIN n	ADB11	ADB10	ADB9	ADB8	ADB7	ADB6	ADB5	ADB4	ADB3	ADB2	ADB1	ADB0
0/4096*VREFH	0	0	0	0	0	0	0	0	0	0	0	0
1/4096*VREFH	0	0	0	0	0	0	0	0	0	0	0	1
.
.
4094/4096*VREFH	1	1	1	1	1	1	1	1	1	1	1	0
4095/4096*VREFH	1	1	1	1	1	1	1	1	1	1	1	1

For different applications, users maybe need more than 8-bit resolution but less than 12-bit. To process the ADB and ADR data can make the job well. First, the ADC resolution must be set 12-bit mode and then to execute ADC converter routine. Then delete the LSB of ADC data and get the new resolution result. The table is as following.

ADC Resolution	ADB								ADR			
	ADB11	ADB10	ADB9	ADB8	ADB7	ADB6	ADB5	ADB4	ADB3	ADB2	ADB1	ADB0
8-bit	0	0	0	0	0	0	0	0	x	x	x	x
9-bit	0	0	0	0	0	0	0	0	0	x	x	x
10-bit	0	0	0	0	0	0	0	0	0	0	x	x
11-bit	0	0	0	0	0	0	0	0	0	0	0	x
12-bit	0	0	0	0	0	0	0	0	0	0	0	0

0 = Selected. X = Useless.

- **Note:** The initial status of ADC data buffer including ADB register and ADR low-nibble after the system reset is unknown.

9.4 ADC REFERENCE VOLTQAGE REGISTERS

ADC builds in five high reference voltage source controlled through VREFH register. There are one external voltage source and four internal voltage source (VDD, 4V, 3V, 2V). When EVHENB bit is "1", ADC reference voltage is external voltage source from P4.0. It is necessary to input a voltage to be ADC high reference voltage and not below 2V. If EVHENB bit is "0", ADC reference voltage is from internal voltage source selected by VHS[1:0] bits. If VHS[1:0] is "11", ADC reference voltage is VDD. If VHS[1:0] is "10", ADC reference voltage is 4V. If VHS[1:0] is "01", ADC reference voltage is 3V. If VHS[1:0] is "00", ADC reference voltage is 2V. The limitation of internal reference voltage application is VDD can't below each of internal voltage level, or the level is equal to VDD.

0B0H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
VREFH	EVHENB	-	-	-	-	-	VHS1	VHS0
Read/Write	R/W	-	-	-	-	-	R/W	R/W
After reset	0	-	-	-	-	-	0	0

Bit 7 **EVHENB**: ADC reference voltage control bit.
0 = ADC reference is internal reference voltage source, and P4.0 is GPIO/AIN0.
1 = ADC reference is external reference voltage source from P4.0.

Bit [1:0] **VHS[1:0]**: Internal reference voltage level selection.
11 = Vdd. 10 = Internal 4V. 01 = Internal 3V. 00 = Internal 2V.

9.5 ADC OPERATION DESCRIPTION AND NOTIC

9.5.1 ADC SIGNAL FORMAT

ADC sampling voltage range is limited by high/low reference voltage. The ADC low reference voltage is Vss and not changeable. The ADC high reference voltage includes internal Vdd/4V/3V/2V and external reference voltage source from P4.0/AVREFH pin controlled by EVHENB bit. If EVHENB=0, ADC reference voltage is from internal voltage source. If EVHENB=1, ADC reference voltage is from external voltage source (P4.0/AVREFH). ADC reference voltage range limitation is "**(ADC high reference voltage – low reference voltage) ≥ 2V**". ADC low reference voltage is Vss = 0V. So **ADC high reference voltage range is 2V~Vdd**. The range is ADC external high reference voltage range.

- I **ADC Internal Low Reference Voltage = 0V.**
- I **ADC Internal High Reference Voltage = Vdd/4V/3V/2V. (EVHENB=0)**
- I **ADC External High Reference Voltage = 2V~Vdd. (EVHENB=1)**

ADC sampled input signal voltage must be from ADC low reference voltage to ADC high reference. If the ADC input signal voltage is over the range, the ADC converting result is error (full scale or zero).

- I **ADC Low Reference Voltage ≤ ADC Sampled Input Voltage ≤ ADC High Reference Voltage**

9.5.2 ADC CONVERTING TIME

The ADC converting time is from ADS=1 (Start to ADC convert) to EOC=1 (End of ADC convert). The converting time duration is depend on ADC resolution and ADC clock rate. 12-bit ADC's converting time is $1/(\text{ADC clock}/4)*16$ sec, and the 8-bit ADC converting time is $1/(\text{ADC clock}/4)*12$ sec. ADC clock source is Fcpu and includes Fcpu/1, Fcpu/2, Fcpu/8 and Fcpu/16 controlled by ADCKS[1:0] bits.

The ADC converting time affects ADC performance. If input high rate analog signal, it is necessary to select a high ADC converting rate. If the ADC converting time is slower than analog signal variation rate, the ADC result would be error. So to select a correct ADC clock rate and ADC resolution to decide a right ADC converting rate is very important.

$$\text{12-bit ADC conversion time} = 1/(\text{ADC clock rate}/4)*16 \text{ sec}$$

ADLEN	ADCKS1, ADCKS0	ADC Clock Rate	Fcpu=4MHz		Fcpu=16MHz	
			ADC Converting time	ADC Converting Rate	ADC Converting time	ADC Converting Rate
1 (12-bit)	00	Fcpu/16	$1/(4\text{MHz}/16/4)*16$ = 256 us	3.906KHz	$1/(16\text{MHz}/16/4)*16$ = 64 us	15.625KHz
	01	Fcpu/8	$1/(4\text{MHz}/8/4)*16$ = 128 us	7.813KHz	$1/(16\text{MHz}/8/4)*16$ = 32 us	31.25KHz
	10	Fcpu	$1/(4\text{MHz}/4)*16$ = 16 us	62.5KHz	$1/(16\text{MHz}/4)*16$ = 4 us	250KHz
	11	Fcpu/2	$1/(4\text{MHz}/2/4)*16$ = 32 us	31.25KHz	$1/(16\text{MHz}/2/4)*16$ = 8 us	125KHz

$$\text{8-bit ADC conversion time} = 1/(\text{ADC clock rate}/4)*12 \text{ sec}$$

ADLEN	ADCKS1, ADCKS0	ADC Clock Rate	Fcpu=4MHz		Fcpu=16MHz	
			ADC Converting time	ADC Converting Rate	ADC Converting time	ADC Converting Rate
0 (8-bit)	00	Fcpu/16	$1/(4\text{MHz}/16/4)*12$ = 192 us	5.208KHz	$1/(16\text{MHz}/16/4)*12$ = 48 us	20.833KHz
	01	Fcpu/8	$1/(4\text{MHz}/8/4)*12$ = 96 us	10.416KHz	$1/(16\text{MHz}/8/4)*12$ = 24 us	41.667KHz
	10	Fcpu	$1/(4\text{MHz}/4)*12$ = 12 us	83.333KHz	$1/(16\text{MHz}/4)*12$ = 3 us	333.333KHz
	11	Fcpu/2	$1/(4\text{MHz}/2/4)*12$ = 24 us	41.667KHz	$1/(16\text{MHz}/2/4)*12$ = 6 us	166.667KHz

9.5.3 ADC PIN CONFIGURATION

ADC input channels are shared with Port0 and Port4. ADC channel selection is through CHS[3:0] bit. CHS[3:0] value points to the ADC input channel directly. CHS[3:0]=0000 selects AIN0. CHS[3:0]=0001 selects AIN1..... Only one pin of port4 and port0 can be configured as ADC input in the same time. The pins of Port0 and Port4 configured as ADC input channel must be set input mode, disable internal pull-up and enable P4CON/P0CON first by program. After selecting ADC input channel through CHS[3:0], set GCHS bit as "1" to enable ADC channel function.

- I **The GPIO mode of ADC input channels must be set as input mode.**
- I **The internal pull-up resistor of ADC input channels must be disabled.**
- I **P0CON and P4CON bits of ADC input channel must be set.**

The P4.0/AIN0 can be ADC external high reference voltage input pin when AVREFH=1. In the condition, P4.0 GPIO mode must be set as input mode and disable internal pull-up resistor.

- I **The GPIO mode of ADC external high reference voltage input pin must be set as input mode.**
- I **The internal pull-up resistor of ADC external high reference voltage input pin must be disabled.**

ADC input pins are shared with digital I/O pins. Connect an analog signal to COMS digital input pin, especially, the analog signal level is about 1/2 VDD will cause extra current leakage. In the power down mode, the above leakage current will be a big problem. Unfortunately, if users connect more than one analog input signal to port4 or Port0 will encounter above current leakage situation. P0CON is Port0 configuration register. Write "1" into P0CON [7:4] will configure related port 0 pin as pure analog input pin to avoid current leakage. P4CON is Port4 configuration register. Write "1" into P4CON [7:0] will configure related port 4 pin as pure analog input pin to avoid current leakage.

0AEH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P4CON	P4CON7	P4CON6	P4CON5	P4CON4	P4CON3	P4CON2	P4CON1	P4CON0
Read/Write	W	W	W	W	W	W	W	W
After reset	0	0	0	0	0	0	0	0

- Bit[4:0] **P4CON[7:0]**: P4.n configuration control bits.
 0 = P4.n can be an analog input (ADC input) or digital I/O pins.
 1 = P4.n is pure analog input, can't be a digital I/O pin.

0AFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P0CON	P0CON7	P0CON6	P0CON5	P0CON4	-	-	-	-
Read/Write	W	W	W	W	-	-	-	-
After reset	0	0	0	0	-	-	-	-

- Bit[7:4] **P0CON[7:4]**: P0.n configuration control bits.
 0 = P0.n can be an analog input (ADC input) or digital I/O pins.
 1 = P0.n is pure analog input, can't be a digital I/O pin.

- **Note: When ADC pin is general I/O mode, the bit of P0CON and P4CON must be set to "0", or the digital I/O signal would be isolated.**

9.6 ADC OPERATION EXAMLPE

I ADC CONFIGURATION:

; Reset ADC.

```
CLR          ADM          ; Clear ADM register.
```

; Set ADC clock rate and ADC resolution.

```
MOV          A, #0nmn0000b ; nn: ADCKS[1:0] for ADC clock rate.
BO MOV      ADR, A         ; m: ADLEN for ADC resolution.
```

; Set ADC high reference voltage source.

```
BOBSET      FEVHENB      ; External reference voltage.
```

or

```
MOV          A, #000000nnb ; Internal Vdd.
; "nn" select internal reference voltage level.
; 11 = VDD, 10 = 4V, 01 = 3V, 00 = 2V.
```

; Set ADC input channel configuration.

```
MOV          A, #value1    ; Set P4CON for ADC input channel.
BO MOV      P4CON, A
MOV          A, #value2    ; Set ADC input channel as input mode.
BO MOV      P4M, A
MOV          A, #value3    ; Disable ADC input channel's internal pull-up resistor.
BO MOV      P4UR, A
```

```
MOV          A, #value4    ; Set P0CON for ADC input channel.
BO MOV      P0CON, A
MOV          A, #value5    ; Set ADC input channel as input mode.
BO MOV      P0M, A
MOV          A, #value6    ; Disable ADC input channel's internal pull-up resistor.
BO MOV      P0UR, A
```

; Enable ADC.

```
BOBSET      FADCENB
```

; Execute ADC 100us warm-up time delay loop.

```
CALL        100usDLY      ; 100us delay loop.
```

; Select ADC input channel.

```
MOV          A, #value     ; Set CHS[3:0] for ADC input channel selection.
OR          ADM, A
```

; Enable ADC input channel.

```
BOBSET      FGCHS
```

; Enable ADC interrupt function.

```
BOBCLR      FADCIRQ       ; Clear ADC interrupt flag.
BOBSET      FADCIE        ; Enable ADC interrupt function.
```

; Start to execute ADC converting.

```
BOBSET      FADS
```

- **Note:**

1. When ADENB is enabled, the system must be delay 100us to be the ADC warm-up time by program, and then set ADS to do ADC converting. The 100us delay time is necessary after ADENB setting (not ADS setting), or the ADC converting result would be error. Normally, the ADENB is set one time when the system under normal run condition, and do the delay time only one time.
2. In power saving situation like power down mode and green mode, and not using ADC function, to disable ADC by program is necessary to reduce power consumption.

I ADC CONVERTING OPERATION:**; ADC Interrupt disable mode.**

```

@@:
    BOBTS1    FEOC          ; Check ADC processing flag.
    JMP       @B           ; EOC=0: ADC is processing.
    B0MOV     A, ADB       ; EOC=1: End of ADC processing. Process ADC result.
    B0MOV     BUF1,A
    MOV       A, #00001111b
    AND       A, ADR
    B0MOV     BUF2,A
    ...
    CLR       FEOC        ; End of processing ADC result.
                          ; Clear ADC processing flag for next ADC converting.

```

; ADC Interrupt enable mode.

```


INT_SR:
    ORG 8          ; Interrupt vector.
                ; Interrupt service routine.
    PUSH
    BOBTS1    FADCIRQ      ; Check ADC interrupt flag.
    JMP       EXIT_INT    ; ADCIRQ=0: Not ADC interrupt request.
    B0MOV     A, ADB       ; ADCIRQ=1: End of ADC processing. Process ADC result.
    B0MOV     BUF1,A
    MOV       A, #00001111b
    AND       A, ADR
    B0MOV     BUF2,A
    ...
    CLR       FEOC        ; End of processing ADC result.
    JMP       INT_EXIT    ; Clear ADC processing flag for next ADC converting.

INT_EXIT:
    POP
    RETI         ; Exit interrupt service routine.

```

- **Note:** ADS is cleared when the end of ADC converting automatically. EOC bit indicates ADC processing status immediately and is cleared when ADS = 1. Users needn't to clear it by program.

9.7 ADC APPLICATION CIRCUIT



The analog signal is inputted to ADC input pin "AINn/P4.n" or "AINn/P0.n". The ADC input signal must be through a 0.1uF capacitor "A". The 0.1uF capacitor is set between ADC input pin and VSS pin, and must be on the side of the ADC input pin as possible. Don't connect the capacitor's ground pin to ground plain directly, and must be through VSS pin. The capacitor can reduce the power noise effective coupled with the analog signal.

If the ADC high reference voltage is from external voltage source, the external high reference is connected to AVREFH pin (P4.0). The external high reference source must be through a 47uF "C" capacitor first, and then 0.1uF "B". These capacitors are set between AVREFH pin and VSS pin, and must be on the side of the AVREFH pin as possible. Don't connect the capacitor's ground pin to ground plain directly, and must be through VSS pin.

10 INSTRUCTION TABLE

Field	Mnemonic	Description	C	DC	Z	Cycle
MOV	MOV A,M	$A \leftarrow M$	-	-	√	1
	MOV M,A	$M \leftarrow A$	-	-	-	1
	B0MOV A,M	$A \leftarrow M$ (bank 0)	-	-	√	1
	B0MOV M,A	M (bank 0) $\leftarrow A$	-	-	-	1
	MOV A,I	$A \leftarrow I$	-	-	-	1
	B0MOV M,I	$M \leftarrow I$, "M" only supports 0x80~0x87 registers (e.g. PFLAG,R,Y,Z...)	-	-	-	1
	XCH A,M	$A \leftrightarrow M$	-	-	-	1+N
	B0XCH A,M	$A \leftrightarrow M$ (bank 0)	-	-	-	1+N
	MOVC	R, $A \leftarrow ROM[Y,Z]$	-	-	-	2
ARITH	ADC A,M	$A \leftarrow A + M + C$, if occur carry, then C=1, else C=0	√	√	√	1
	ADC M,A	$M \leftarrow A + M + C$, if occur carry, then C=1, else C=0	√	√	√	1+N
	ADD A,M	$A \leftarrow A + M$, if occur carry, then C=1, else C=0	√	√	√	1
	ADD M,A	$M \leftarrow A + M$, if occur carry, then C=1, else C=0	√	√	√	1+N
	B0ADD M,A	M (bank 0) $\leftarrow M$ (bank 0) + A, if occur carry, then C=1, else C=0	√	√	√	1+N
	ADD A,I	$A \leftarrow A + I$, if occur carry, then C=1, else C=0	√	√	√	1
	SBC A,M	$A \leftarrow A - M - /C$, if occur borrow, then C=0, else C=1	√	√	√	1
	SBC M,A	$M \leftarrow A - M - /C$, if occur borrow, then C=0, else C=1	√	√	√	1+N
	SUB A,M	$A \leftarrow A - M$, if occur borrow, then C=0, else C=1	√	√	√	1
	SUB M,A	$M \leftarrow A - M$, if occur borrow, then C=0, else C=1	√	√	√	1+N
	SUB A,I	$A \leftarrow A - I$, if occur borrow, then C=0, else C=1	√	√	√	1
	LOGIC	AND A,M	$A \leftarrow A$ and M	-	-	√
AND M,A		$M \leftarrow A$ and M	-	-	√	1+N
AND A,I		$A \leftarrow A$ and I	-	-	√	1
OR A,M		$A \leftarrow A$ or M	-	-	√	1
OR M,A		$M \leftarrow A$ or M	-	-	√	1+N
OR A,I		$A \leftarrow A$ or I	-	-	√	1
XOR A,M		$A \leftarrow A$ xor M	-	-	√	1
XOR M,A		$M \leftarrow A$ xor M	-	-	√	1+N
XOR A,I		$A \leftarrow A$ xor I	-	-	√	1
SHIFT	SWAP M	$A(b3-b0, b7-b4) \leftarrow M(b7-b4, b3-b0)$	-	-	-	1
	SWAPM M	$M(b3-b0, b7-b4) \leftarrow M(b7-b4, b3-b0)$	-	-	-	1+N
	RRC M	$A \leftarrow RRC M$	√	-	-	1
	RRCM M	$M \leftarrow RRC M$	√	-	-	1+N
	RLC M	$A \leftarrow RLC M$	√	-	-	1
	RLCM M	$M \leftarrow RLC M$	√	-	-	1+N
	CLR M	$M \leftarrow 0$	-	-	-	1
	BCLR M.b	$M.b \leftarrow 0$	-	-	-	1+N
	BSET M.b	$M.b \leftarrow 1$	-	-	-	1+N
	B0BCLR M.b	M (bank 0).b $\leftarrow 0$	-	-	-	1+N
B0BSET M.b	M (bank 0).b $\leftarrow 1$	-	-	-	1+N	
BRANCH	CMPRS A,I	ZF,C $\leftarrow A - I$, If A = I, then skip next instruction	√	-	√	1 + S
	CMPRS A,M	ZF,C $\leftarrow A - M$, If A = M, then skip next instruction	√	-	√	1 + S
	INCS M	$A \leftarrow M + 1$, If A = 0, then skip next instruction	-	-	-	1 + S
	INCMS M	$M \leftarrow M + 1$, If M = 0, then skip next instruction	-	-	-	1+N+S
	DECS M	$A \leftarrow M - 1$, If A = 0, then skip next instruction	-	-	-	1 + S
	DECMS M	$M \leftarrow M - 1$, If M = 0, then skip next instruction	-	-	-	1+N+S
	BTS0 M.b	If M.b = 0, then skip next instruction	-	-	-	1 + S
	BTS1 M.b	If M.b = 1, then skip next instruction	-	-	-	1 + S
	B0BTS0 M.b	If M(bank 0).b = 0, then skip next instruction	-	-	-	1 + S
	B0BTS1 M.b	If M(bank 0).b = 1, then skip next instruction	-	-	-	1 + S
	JMP d	PC15/14 \leftarrow RomPages1/0, PC13~PC0 \leftarrow d	-	-	-	2
	CALL d	Stack \leftarrow PC15~PC0, PC15/14 \leftarrow RomPages1/0, PC13~PC0 \leftarrow d	-	-	-	2
	MISC	RET	PC \leftarrow Stack	-	-	-
RETI		PC \leftarrow Stack, and to enable global interrupt	-	-	-	2
PUSH		To push ACC and PFLAG (except NT0, NPD bit) into buffers.	-	-	-	1
POP		To pop ACC and PFLAG (except NT0, NPD bit) from buffers.	√	√	√	1
NOP		No operation	-	-	-	1

Note: 1. "M" is system register or RAM. If "M" is system registers then "N" = 0, otherwise "N" = 1.
2. If branch condition is true then "S = 1", otherwise "S = 0".

11 ELECTRICAL CHARACTERISTIC

11.1 ABSOLUTE MAXIMUM RATING

Supply voltage (Vdd).....	- 0.3V ~ 6.0V
Input in voltage (Vin).....	Vss – 0.2V ~ Vdd + 0.2V
Operating ambient temperature (Topr)	
SN8P2712P, SN8P2712S, SN8P2712X.....	0°C ~ + 70°C
SN8P2712PD, SN8P2712SD, SN8P2712XD.....	–40°C ~ + 85°C
Storage ambient temperature (Tstor)	–40°C ~ + 125°C

11.2 ELECTRICAL CHARACTERISTIC

I DC CHARACTERISTIC

(All of voltages refer to Vss, Vdd = 5.0V, Fosc = 4MHz, Fcpu=1MHz, ambient temperature is 25°C unless otherwise note.)

PARAMETER	SYM.	DESCRIPTION	MIN.	TYP.	MAX.	UNIT	
Operating voltage	Vdd	Normal mode. Fcpu = 1MHz	2.2	-	5.5	V	
		Normal mode. Fcpu = 4MHz	2.4	-	5.5	V	
RAM Data Retention voltage	Vdr		1.5	-	-	V	
*Vdd rise rate	Vpor	Vdd rise rate to ensure internal power-on reset	0.05	-	-	V/ms	
Input Low Voltage	ViL1	All input ports	Vss	-	0.3Vdd	V	
	ViL2	Reset pin	Vss	-	0.2Vdd	V	
Input High Voltage	ViH1	All input ports	0.7Vdd	-	Vdd	V	
	ViH2	Reset pin	0.8Vdd	-	Vdd	V	
Reset pin leakage current	Ilekg	Vin = Vdd	-	-	2	uA	
I/O port input leakage current	Ilekg	Pull-up resistor disable, Vin = Vdd	-	-	2	uA	
I/O port pull-up resistor	Rup	Vin = Vss , Vdd = 3V	100	200	300	KΩ	
		Vin = Vss , Vdd = 5V	50	100	150		
I/O output source current	IoH	Vop = Vdd – 0.5V	8	-	-	mA	
	IoL	Vop = Vss + 0.5V	8	-	-		
*INTn trigger pulse width	Tint0	INT0 interrupt request pulse width	2/fcpu	-	-	cycle	
Supply Current (Disable ADC)	Idd1	Run Mode (No loading)	Vdd= 3V, Fcpu = 4MHz	-	2	-	mA
			Vdd= 5V, Fcpu = 4MHz	-	4	-	mA
			Vdd= 3V, Fcpu = 1MHz	-	1.5	-	mA
			Vdd= 5V, Fcpu = 1MHz	-	3	-	mA
			Vdd= 3V, Fcpu = 32KHz	-	20	-	uA
			Vdd= 5V, Fcpu = 32KHz	-	45	-	uA
	Idd2	Slow Mode	Vdd= 3V, ILRC=16KHz	-	3.5	-	uA
			Vdd= 5V, ILRC=32KHz	-	10	-	uA
	Idd3	Sleep Mode	Vdd= 5V/3V	-	1	2	uA
	Idd4	Green Mode (No loading, Watchdog Disable)	Vdd= 3V, IHRC=16MHz	-	0.35	-	mA
			Vdd= 5V, IHRC=16MHz	-	0.55	-	mA
			Vdd= 3V, Ext. 32KHz X'tal	-	6	-	uA
			Vdd= 5V, Ext. 32KHz X'tal	-	18	-	uA
Vdd= 3V, ILRC=16KHz			-	3	-	uA	
Vdd= 5V, ILRC=32KHz			-	5.5	-	uA	
Internal High Oscillator Freq.	Fihrc	Internal High RC (IHRC)	25°C, Vdd=2.2V~ 5.5V Fcpu=Fhosc/1~Fhosc/16	15.68	16	16.32	MHz
			-40°C~85°C, Vdd=2.4V~ 5.5V Fcpu=Fhosc/1~Fhosc/16	15.2	16	16.8	MHz
LVD Voltage	Vdet0	Low voltage reset level. 25°C	1.9	2.0	2.1	V	
		Low voltage reset level. -40°C~85°C	1.8	2.0	2.3	V	
	Vdet1	Low voltage reset/indicator level. 25°C	2.3	2.4	2.5	V	
		Low voltage reset/indicator level. -40°C~85°C	2.2	2.4	2.7	V	
	Vdet2	Low voltage reset/indicator level. 25°C	3.5	3.6	3.7	V	
		Low voltage reset/indicator level. -40°C~85°C	3.3	3.6	3.9	V	

“*” These parameters are for design reference, not tested.

I ADC CHARACTERISTIC





(All of voltages refer to Vss, Vdd = 5.0V, Fosc = 4MHz, Fcpu=1MHz, ambient temperature is 25°C unless otherwise note.)

PARAMETER	SYM.	DESCRIPTION	MIN.	TYP.	MAX.	UNIT
AIN0 ~ AIN11 input voltage	Vani	Vdd = 5.0V	0	-	Avrefh	V
ADC reference Voltage	Vref		2	-	-	V
*ADC enable time	Tast	Ready to start convert after set ADENB = "1"	100	-	-	us
*ADC current consumption	I _{ADC}	Vdd=5.0V	-	0.6	-	mA
		Vdd=3.0V	-	0.4	-	mA
ADC Clock Frequency	F _{ADCLK}	VDD=5.0V	-	-	8M	Hz
		VDD=3.0V	-	-	5M	Hz
ADC Conversion Cycle Time	F _{ADCYL}	VDD=2.4V~5.5V	64	-	-	1/F _{ADCLK}
ADC Sampling Rate (Set FADS=1 Frequency)	F _{ADSMP}	VDD=5.0V	-	-	125	K/sec
		VDD=3.0V	-	-	80	K/sec
Differential Nonlinearity	DNL	VDD=5.0V , AVREFH=3.2V, F _{ADSMP} =7.8K	±1	-	-	LSB
Integral Nonlinearity	INL	VDD=5.0V , AVREFH=3.2V, F _{ADSMP} =7.8K	±2	-	-	LSB
No Missing Code	NMC	VDD=5.0V , AVREFH=3.2V, F _{ADSMP} =7.8K	10	11	12	Bits
ADC offset Voltage	V _{ADCoffset}	Non-trimmed	-10	0	+10	mV
		Trimmed	-2	0	+2	mV

“*” These parameters are for design reference, not tested.

11.3 CHARACTERISTIC GRAPHS

The Graphs in this section are for design guidance, not tested or guaranteed. In some graphs, the data presented are outside specified operating range. This is for information only and devices are guaranteed to operate properly only within the specified range.



12 DEVELOPMENT TOOL


SONiX provides ICE (in circuit emulation), IDE (Integrated Development Environment) and EV-kit for SN8P2712 development. ICE and EV-kit are external hardware devices, and IDE is a friendly user interface for firmware development and emulation. These development tools' version is as following.

- I **ICE: SN8ICE2K Plus 2. (Please install 16MHz crystal in ICE to implement IHRC emulation.)**
- I **EV-kit: SN8P2712_EV kit Rev. B.**
- I **IDE: SONiX IDE M2IDE_V126.**
- I **Writer: MPIII writer.**

12.1 SN8P2712 EV-KIT

SONiX provides SN8P2712 MCU which includes PWM and ADC analog functions. These functions aren't built in SN8ICE2K Plus 2. To emulate the functions must be through SN8P2712 real chip. The real chip provides an EV-KIT to achieve PWM and the analog functions emulations. For SN8P2712 ICE emulation, the EV-Kit includes PWM / ADC / LVD2.4V / 3.6V and switch circuits.

SN8P2712 EV-kit PCB Outline:




- I **CON1:** Connect to SN8ICE2K Plus 2 JP3 (EV-KIT communication bus with ICE, control signal, and the others).
- I **CON2:** Connect to SN8ICE2K Plus 2 CON1 (includes GPIO, EV-KIT control signal, and the others).
- I **S2:** LVD24V/LVD36V control switch. To emulate LVD2.4V flag/reset function and LVD3.6V/flag function

Switch No.	ON	OFF
LVD24 (P1)	LVD 2.4V Active	LVD 2.4V Inactive
LVD36 (P2)	LVD 3.6V Active	LVD 3.6V Inactive

- I **S4:** SN8P2712 EV-chip reset key. If EV-KIT active fail, press S4 to reset EV-KIT Real Chip (U1).
- I **JP14:** GPIO connector.
- I **JP9:** Using ADC function before, SN8ICE2K Plus 2 AVREFH/VDD jumper pin must be removed. If ADC external reference voltage function enable, JP9 (AVREFH) or P400 pin is external reference voltage input.
- I **JP2:** ADC channel P0.4~P0.7 (AIN8~AIN11) input pin (Note: Chapter 12.2 item 14/15 description).

I S1: ADC reference voltage selection. The reference voltage is connected to AVREFH pin of CON2. The max. reference voltage is VDD. If $VDD < INT_VERFH_4.0V$, the ADC reference voltage is VDD. EXT_VERFH is external reference voltage selection and input from P4.0. Under internal reference conditions, P4.0 is general purpose I/O or ADC analog input mode. If user doesn't have power supply for ADC external reference voltage function test, EXT_AVERFH_2.0V/EXT_AVERFH_3.0V/EXT_AVERFH_4.0V/EXT_AVERFH_VDD are external reference voltage selection for supply 4-level external reference voltage mode.

Switch No.	S1	S2	S3	S4	S5	S6
INT_VERFH_2.0V	ON	ON	OFF	OFF	OFF	FF
INT_VERFH_3.0V	OFF	ON	OFF	OFF	ON	OFF
INT_VERFH_4.0V	OFF	OFF	ON	OFF	ON	OFF
INT_VERFH_VDD	OFF	OFF	OFF	ON	OFF	OFF
EXT_VERFH	OFF	OFF	OFF	OFF	OFF	OFF
EXT_AVERFH_2.0	ON	ON	OFF	OFF	OFF	ON
EXT_AVERFH_3.0	OFF	ON	OFF	OFF	ON	ON
EXT_AVERFH_4.0	OFF	OFF	ON	OFF	ON	ON
EXT_AVERFH_VDD	OFF	OFF	OFF	ON	OFF	ON



- I R6:** 2K ohm VR to adjust ADC internal/external reference voltage. User need correct internal/external reference voltage. Set S1 to INT_VERFH_4.0V mode, measure internal reference voltage from JP9 (AVREFH). Adjust R6 to make JP9 (AVREFH) voltage = 4.0V. Set S1 to EXT_AVERFH_4.0V mode, measure external reference voltage from JP9 (AVREFH). Adjust R6 to make JP9 (AVREFH) voltage = 4.0V.
- I C10/C11/C19/C14/C15/C21/C17/C18:** Connect 0.1uF capacitors to AIN0~AIN7 input which are ADC's channel 0~7 bypass capacitors.
- I C16/C20/C22/C13:** Connect 0.1uF capacitors to AIN8~AIN11 input which are ADC's channel 8~11 bypass capacitors.
- I C30:** Connect 0.1uF capacitors to AVREFH input which are ADC reference voltage bypass capacitors.
- I D1:** EV-KIT's power display.
- I U1:** SN8P2712 EV-chip for analog functions emulation.

I U9: SN8P2712 DIP/SOP/SSOP form connector for connecting to user's target board.


VDD	1	U	18	VSS
XIN/P0.3	2		17	P4.7/AIN7
XOUT/P0.2	3		16	P4.6/AIN6
RST/VPP/P0.1	4		15	P4.5/AIN5
P0.0/INT0	5		14	P4.4/AIN4
P0.7/AIN11/PWM0/BZ0	6		13	P4.3/AIN3
P0.6/AIN10/PWM1	7		12	P4.2/AIN2
P0.5/AIN9/PWM2	8		11	P4.1/AIN1
P0.4/AIN8/PWM3	9		10	P4.0/AIN0/AVREFH

DIP/SOP

NC	1	U	20	NC
VDD	2		19	VSS
XIN/P0.3	3		18	P4.7/AIN7
XOUT/P0.2	4		17	P4.6/AIN6
RST/VPP/P0.1	5		16	P4.5/AIN5
P0.0/INT0	6		15	P4.4/AIN4
P0.7/AIN11/PWM0/BZ0	7		14	P4.3/AIN3
P0.6/AIN10/PWM1	8		13	P4.2/AIN2
P0.5/AIN9/PWM2	9		12	P4.1/AIN1
P0.4/AIN8/PWM3	10		11	P4.0/AIN0/AVREFH

SSOP

SN8P2712 EV-kit schematic:




12.2 ICE AND EV-KIT APPLICATION NOTIC

1. SN8ICE2K Plus 2 power switch must be turned off before you connect the SN8P2712 EV-KIT to SN8ICE2K Plus 2.
2. Connect EV-KIT's CON1/CON2 to ICE's JP3/CON1.
3. SN8ICE2K Plus 2's AVREFH/VDD jumper pin must be removed.
4. Turn on SN8ICE2K Plus 2 power switch after user had finished step 1~3.
5. User observes EV-KIT's power LED (D1) is light after turn on SN8ICE2K Plus 2 power switch.
6. If the power indicator (LED D1) doesn't light, the EV-kit occurs some mistakes. Please contact SONiX's agent for maintain service.
7. **It is necessary to connect 16MHz crystal in ICE for IHRC_16M mode emulation.**
8. When ADC function enable. The VREFH's bit 7 (FEVHENB) is set as High. P400 or JP9 (AVREFH) will be external reference voltage input pin.
9. When ADC function enable. The VREFH's bit 7 (FEVHENB) is set as Low. P400 will be analog signal input pin. JP9 (AVREFH) do not connect power device.
10. Observe ADC internal or external reference voltage is JP9 (AVREFH).
11. User need correct internal reference voltage. Set S1 to INT_VERFH_4.0V mode, measure internal reference voltage from JP9 (AVREFH). Adjust R6 to make JP9 (AVREFH) voltage = 4.0V.
12. User need correct external reference voltage. Set S1 to EXT_AVREFH_3.0V mode, measure external reference voltage from JP9 (AVREFH). Adjust R6 to make JP9 (AVREFH) voltage = 3.0V.
13. User need correct external reference voltage. Set S1 to EXT_AVREFH_2.0V mode, measure external reference voltage from JP9 (AVREFH). Adjust R6 to make JP9 (AVREFH) voltage = 2.0V.
14. **JP2 support ADC channel AIN8~AIN11 input pin (P0.4~P0.7).**
15. **JP14's P0.4~P0.7 support GPIO function only, not include ADC function.**

13 OTP PROGRAMMING PIN

13.1 WRITER TRANSITION BOARD SOCKET PIN ASSIGNMENT



JP3 (Mapping to 48-pin text tool)

DIP 1	1	48	DIP48
DIP 2	2	47	DIP47
DIP 3	3	46	DIP46
DIP 4	4	45	DIP45
DIP 5	5	44	DIP44
DIP 6	6	43	DIP43
DIP 7	7	42	DIP42
DIP 8	8	41	DIP41
DIP 9	9	40	DIP40
DIP10	10	39	DIP39
DIP11	11	38	DIP38
DIP12	12	37	DIP37
DIP13	13	36	DIP36
DIP14	14	35	DIP35
DIP15	15	34	DIP34
DIP16	16	33	DIP33
DIP17	17	32	DIP32
DIP18	18	31	DIP31
DIP19	19	30	DIP30
DIP20	20	29	DIP29
DIP21	21	28	DIP28
DIP22	22	27	DIP27
DIP23	23	26	DIP26
DIP24	24	25	DIP25

Writer JP1/JP2

VDD	1	2	VSS
CLK/PGCLK	3	4	CE
PGM/OTPCLK	5	6	OE/ShiftDat
D1	7	8	D0
D3	9	10	D2
D5	11	12	D4
D7	13	14	D6
VDD	15	16	VPP
HLS	17	18	RST
-	19	20	ALSB/PDB

JP1 for Writer transition board
JP2 for dice and >48 pin package

13.2 PROGRAMMING PIN MAPPING:


Programming Pin Information of SN8P2712 Series							
Chip Name		SN8P2712P(DIP)/S(SOP)			SN8P2712X(SSOP)		
Writer Connector		IC and JP3 48-pin text tool Pin Assignment					
JP1/JP2 Pin Number	JP1/JP2 Pin Name	IC Pin Number	IC Pin Name	JP3 Pin Number	IC Pin Number	IC Pin Name	JP3 Pin Number
1	VDD	1	VDD	16	2	VDD	16
2	GND	18	VSS	33	19	VSS	33
3	CLK	10	P4.0	25	11	P4.0	25
4	CE	-	-	-	-	-	-
5	PGM	14	P4.4	29	15	P4.4	29
6	OE	11	P4.1	26	12	P4.1	26
7	D1	-	-	-	-	-	-
8	D0	-	-	-	-	-	-
9	D3	-	-	-	-	-	-
10	D2	-	-	-	-	-	-
11	D5	-	-	-	-	-	-
12	D4	-	-	-	-	-	-
13	D7	-	-	-	-	-	-
14	D6	-	-	-	-	-	-
15	VDD	-	-	-	-	-	-
16	VPP	4	RST	19	5	RST	19
17	HLS	-	-	-	-	-	-
18	RST	-	-	-	-	-	-
19	-	-	-	-	-	-	-
20	ALSB/PDB	3	XOUT/P0.2	18	4	XOUT/P0.2	18

14 Marking Definition

14.1 INTRODUCTION

There are many different types in Sonix 8-bit MCU production line. This note listed the production definition of all 8-bit MCU for order or obtain information. This definition is only for Blank OTP MCU.

14.2 MARKING INDETIFICATION SYSTEM



14.3 MARKING EXAMPLE

I Wafer, Dice:

Name	ROM Type	Device	Package	Temperature	Material
S8P2712W	OTP	2712	Wafer	0°C~70°C	-
SN8P2712H	OTP	2712	Dice	0°C~70°C	-


I Green Package:

Name	ROM Type	Device	Package	Temperature	Material
SN8P2712PG	OTP	2712	P-DIP	0°C~70°C	Green Package
SN8P2712SG	OTP	2712	SOP	0°C~70°C	Green Package
SN8P2712XG	OTP	2712	SSOP	0°C~70°C	Green Package
SN8P2712PDG	OTP	2712	P-DIP	-40°C~85°C	Green Package
SN8P2712SDG	OTP	2712	SOP	-40°C~85°C	Green Package
SN8P2712XDG	OTP	2712	SSOP	-40°C~85°C	Green Package

I PB-Free Package:


Name	ROM Type	Device	Package	Temperature	Material
SN8P2712PB	OTP	2712	P-DIP	0°C~70°C	PB-Free Package
SN8P2712SB	OTP	2712	SOP	0°C~70°C	PB-Free Package
SN8P2712XB	OTP	2712	SSOP	0°C~70°C	PB-Free Package
SN8P2712PDB	OTP	2712	P-DIP	-40°C~85°C	PB-Free Package
SN8P2712SDB	OTP	2712	SOP	-40°C~85°C	PB-Free Package
SN8P2712XDB	OTP	2712	SSOP	-40°C~85°C	PB-Free Package

14.4 DATECODE SYSTEM




15 PACKAGE INFORMATION

15.1 P-DIP 18 PIN




SYMBOLS	MIN	NOR	MAX	MIN	NOR	MAX
	(inch)			(mm)		
A	-	-	0.210	-	-	5.334
A1	0.015	-	-	0.381	-	-
A2	0.125	0.130	0.135	3.175	3.302	3.429
D	0.880	0.900	0.920	22.352	22.860	23.368
E	0.300			7.620		
E1	0.245	0.250	0.255	6.223	6.350	6.477
L	0.115	0.130	0.150	2.921	3.302	3.810
e B	0.335	0.355	0.375	8.509	9.017	9.525
θ°	0°	7°	15°	0°	7°	15°

15.2 SOP 18 PIN



SYMBOLS	MIN	NOR	MAX	MIN	NOR	MAX
	(inch)			(mm)		
A	0.093	0.099	0.104	2.362	2.502	2.642
A1	0.004	0.008	0.012	0.102	0.203	0.305
D	0.447	0.455	0.463	11.354	11.557	11.760
E	0.291	0.295	0.299	7.391	7.493	7.595
H	0.394	0.407	0.419	10.008	10.325	10.643
L	0.016	0.033	0.050	0.406	0.838	1.270
θ°	0°	4°	8°	0°	4°	8°

15.3 SSOP 20 PIN



SYMBOLS	MIN	NOR	MAX	MIN	NOR	MAX
	(inch)			(mm)		
A	0.053	0.063	0.069	1.350	1.600	1.750
A1	0.004	0.006	0.010	0.100	0.150	0.250
A2	-	-	0.059	-	-	1.500
b	0.008	0.010	0.012	0.200	0.254	0.300
c	0.007	0.008	0.010	0.180	0.203	0.250
D	0.337	0.341	0.344	8.560	8.660	8.740
E	0.228	0.236	0.244	5.800	6.000	6.200
E1	0.150	0.154	0.157	3.800	3.900	4.000
[e]	0.025			0.635		
h	0.010	0.017	0.020	0.250	0.420	0.500
L	0.016	0.025	0.050	0.400	0.635	1.270
L1	0.039	0.041	0.043	1.000	1.050	1.100
ZD	0.059			1.500		
Y	-	-	0.004	-	-	0.100
θ°	0°	-	8°	0°	-	8°

SONIX reserves the right to make change without further notice to any products herein to improve reliability, function or design. SONIX does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. SONIX products are not designed, intended, or authorized for use as components in systems intended, for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SONIX product could create a situation where personal injury or death may occur. Should Buyer purchase or use SONIX products for any such unintended or unauthorized application. Buyer shall indemnify and hold SONIX and its officers, employees, subsidiaries, affiliates and distributors harmless against all claims, cost, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use even if such claim alleges that SONIX was negligent regarding the design or manufacture of the part.

Main Office:

Address: 10F-1, NO.36, Taiyuan Street, Chupei City, Hsinchu, Taiwan R.O.C.
Tel: 886-3-560 0888
Fax: 886-3-560 0889

Taipei Office:

Address: 15F-2, NO.171, Song Ted Road, Taipei, Taiwan R.O.C.
Tel: 886-2-2759 1980
Fax: 886-2-2759 8180

Hong Kong Office:

Unit 1519, Chevalier Commercial Centre, NO.8 Wang Hoi Road, Kowloon Bay, Hong Kong.
Tel: 852-2723-8086
Fax: 852-2723-9179

Technical Support by Email:

Sn8fae@sonix.com.tw