

SN8P2230 Series

USER'S MANUAL

SN8P2234 SN8P2236 SN8P2238

SONIX 8-Bit Micro-Controller

SONIX reserves the right to make change without further notice to any products herein to improve reliability, function or design. SONIX does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. SONIX products are not designed, intended, or authorized for us as components in systems intended, for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SONIX product could create a situation where personal injury or death may occur. Should Buyer purchase or use SONIX products for any such unintended or unauthorized application. Buyer shall indemnify and hold SONIX and its officers, employees, subsidiaries, affiliates and distributors harmless against all claims, cost, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use even if such claim alleges that SONIX was negligent regarding the design or manufacture of the part.



AMENDMENT HISTORY

Version	Date	Description
VER1.0	2007/11/19	Version 1.0.
VER1.1	2008/2/12	Add new chip SN8P2233.
VER1.2	2009/4/6	1. Remove USB EP3, EP4 function.
		2. Remove SIO slave function.
VER1.3	2009/11/23	Fix SN8P2233 typing error.



Table of Content

	AMENDMENT HISTORY	
1	PRODUCT OVERVIEW	7
	1.1 FEATURES	7
	1.2 SYSTEM BLOCK DIAGRAM	8
	1.3 PIN ASSIGNMENT	9
	1.4 PIN DESCRIPTIONS	11
	1.5 PIN CIRCUIT DIAGRAMS	
2	CENTRAL PROCESSOR UNIT (CPU)	13
	2.1 MEMORY MAP	
	2.1.1 PROGRAM MEMORY (ROM)	
	2.1.1.1 RESET VECTOR (0000H)	14
	2.1.1.2 INTERRUPT VECTOR (0008H)	
	2.1.1.3 LOOK-UP TABLE DESCRIPTION	17
	2.1.1.4 JUMP TABLE DESCRIPTION	19
	2.1.1.5 CHECKSUM CALCULATION	21
	2.1.2 CODE OPTION TABLE	22
	2.1.3 DATA MEMORY (RAM)	23
	2.1.4 SYSTEM REGISTER	
	2.1.4.1 SYSTEM REGISTER TABLE	25
	2.1.4.2 SYSTEM REGISTER DESCRIPTION	25
	2.1.4.3 BIT DEFINITION of SYSTEM REGISTER	26
	2.1.4.4 ACCUMULATOR	28
	2.1.4.5 PROGRAM FLAG	29
	2.1.4.6 PROGRAM COUNTER	30
	2.1.4.7 Y, Z REGISTERS	33
	2.1.4.8 R REGISTERS	34
	2.2 ADDRESSING MODE	35
	2.2.1 IMMEDIATE ADDRESSING MODE	
	2.2.2 DIRECTLY ADDRESSING MODE	
	2.2.3 INDIRECTLY ADDRESSING MODE	
	2.3 STACK OPERATION	36
	2.3.1 OVERVIEW	36
	2.3.2 STACK REGISTERS	
	2.3.3 STACK OPERATION EXAMPLE	
3	RESET	39



3.1 OVERVIEW	39
3.2 POWER ON RESET	41
3.3 WATCHDOG RESET	41
3.4 BROWN OUT RESET	42
3.4.1 BROWN OUT DESCRIPTION	
3.4.2 THE SYSTEM OPERATING VOLTAGE DECSRIPTION	
3.4.3 BROWN OUT RESET IMPROVEMENT	
3.5 EXTERNAL RESET	45
3.6 EXTERNAL RESET CIRCUIT	45
3.6.1 Simply RC Reset Circuit	
3.6.2 Diode & RC Reset Circuit	
3.6.3 Zener Diode Reset Circuit	
3.6.4 Voltage Bias Reset Circuit	
3.6.5 External Reset IC	
4 SYSTEM CLOCK	48
4.1 OVERVIEW	48
4.2 CLOCK BLOCK DIAGRAM	48
4.3 OSCM REGISTER	49
4.4 SYSTEM HIGH CLOCK	50
4.4.1 EXTERNAL HIGH CLOCK	50
4.4.1.1 CRYSTAL/CERAMIC	51
4.1.1.2 EXTERNAL CLOCK SIGNAL	52
4.2 SYSTEM LOW CLOCK	53
4.2.1 SYSTEM CLOCK MEASUREMENT	54
5 SYSTEM OPERATION MODE	55
5.1 OVERVIEW	55
5.2 SYSTEM MODE SWITCHING EXAMPLE	56
5.3 WAKEUP	58
5.3.1 OVERVIEW	58
5.3.2 WAKEUP TIME	58
6 INTERRUPT	59
6.1 OVERVIEW	59
6.2 INTEN INTERRUPT ENABLE REGISTER	60
6.3 INTRQ INTERRUPT REQUEST REGISTER	61
6.4 GIE GLOBAL INTERRUPT OPERATION	61
6.5 PUSH, POP ROUTINE	62
6.6 INT0 (P0.0) & INT1 (P0.1) INTERRUPT OPERATION	63
6.7 T0 INTERRUPT OPERATION	



	6.8 T1 INTERRUPT OPERATION	66
	6.9 USB INTERRUPT OPERATION	67
	6.10 WAKEUP INTERRUPT OPERATION	68
	6.11 SIO INTERRUPT OPERATION	69
	6.12 MULTI-INTERRUPT OPERATION	70
7	I/O PORT	71
	7.1 I/O PORT MODE	71
	7.2 I/O PULL UP REGISTER	73
	7.3 I/O OPEN-DRAIN REGISTER	74
	7.4 I/O PORT DATA REGISTER	75
	7.5 I/O PORT1 WAKEUP CONTROL REGISTER	76
8	TIMERS	77
	8.1 WATCHDOG TIMER	77
	8.2 TIMER 0 (T0)	79
	8.2.1 OVERVIEW	
	8.2.2 TOM MODE REGISTER	
	8.2.3 TOC COUNTING REGISTER	80
	8.2.4 TO TIMER OPERATION SEQUENCE	
	8.3 TIMER T1 (T1)	82
	8.3.1 OVERVIEW	
	8.3.2 T1M MODE REGISTER	
	8.3.3 T1C COUNTING REGISTER	
	8.3.4 T1 TIMER OPERATION SEQUENCE	83
9	UNIVERSAL SERIAL BUS (USB)	85
	9.1 OVERVIEW	85
	9.2 USB MACHINE	85
	9.3 USB INTERRUPT	
	9.4 USB ENUMERATION	
	9.5 USB REGISTERS	
	9.5.1 USB DEVICE ADDRESS REGISTER	
	9.5.2 USB STATUS REGISTER	
	9.5.3 USB DATA COUNT REGISTER	
	9.5.4 USB ENABLE CONTROL REGISTER	
	9.5.5 USB endpoint's ACK handshaking flag REGISTER	
	9.5.6 USB endpoint's NAK handshaking flag REGISTER	
	9.5.7 USB ENDPOINT 0 ENABLE REGISTER	
	9.5.8 USB ENDPOINT 1 ENABLE REGISTER	
	9.5.9 USB ENDPOINT 2 ENABLE REGISTER	91



9	5.10 USB ENDPOINT 5 & 6 ENABLE REGISTER	92
9	5.11 USB ENDPOINT 5 IN TOKEN COUNTER REGISTER	92
9	5.12 USB ENDPOINT 6 OUT TOKEN COUNTER REGISTER	92
9	5.13 USB DATA POINTER REGISTER	93
9	5.15 USB DATA REGISTER	93
9	5.16 USB ENDPOINT OUT TOKEN DATA BYTES COUNTER	94
9	5.17 UPID REGISTER	94
10	SERIAL INPUT/OUTPUT TRANSCEIVER	95
10.1	OVERVIEW	95
10.2	SIOM MODE REGISTER	98
10.3	SIOB DATA BUFFER	99
10.4	SIOR REGISTER DESCRIPTION	99
11	INSTRUCTION TABLE	101
12	DEVELOPMENT TOOL	102
12.1	ICE (IN CIRCUIT EMULATION)	102
12.2	SN8P2236 EV-KIT	103
13	ELECTRICAL CHARACTERISTIC	104
13.1	ABSOLUTE MAXIMUM RATING	104
13.2	ELECTRICAL CHARACTERISTIC	104
14	OTP PROGRAMMING PIN	105
15	PACKAGE INFORMATION	106
15.1	QFN 24 PIN	106
15.2	SK-DIP 28 PIN	107
15.3	SOP 28 PIN	108
15.4	SSOP 28 PIN	109
15.5	P-DIP 40 PIN	110
15.6	LQFP 48 PIN	111
16	MARKING DEFINITION	112
16.1	INTRODUCTION	112
16.2	MARKING INDETIFICATION SYSTEM	112
16.3	MARKING EXAMPLE	113
16.4	DATECODE SYSTEM	113



PRODUCT OVERVIEW

1.1 FEATURES

♦ Memory configuration

OTP ROM size: 8K x 16 bits. RAM size: 512 x 8 bits.

8 levels stack buffer

I/O pin configuration

Bi-directional: P0, P1, P2, P3, P5 Wake-up: P0/P1 level change. Pull-up resistors: P0, P1, P2, P3, P5 Open-drain: P1.0, P1.1, P5.0, P5.2. External interrupt: P0.0, P0.1controlled by

PEDGE.

◆ Full Speed USB 1.1.

Conforms to USB specification, Version 2.0. 3.3V regulator output for USB D+ pin internal 1.5k ohm pull-up resistor.
Integrated USB transceiver.
Supports 1 Full speed USB device address and 1 control endpoint has 8 bytes FIFO 2 interrupt endpoints, each has 16 bytes FIFO One isochronous IN endpoint has 32 bytes FIFO One isochronous OUT endpoint has 384 bytes FIFO

Powerful instructions

One clocks per instruction cycle (1T)
Most of instructions are one cycle only.
All ROM area JMP instruction.
All ROM area CALL address instruction.
All ROM area lookup table function (MOVC)

7 interrupt sources.

Five internal interrupts: T0, T1, USB, SIO, Wakeup Two external interrupt: INT0, INT1

- One SIO function for data transfer (Serial Peripheral Interface)
- One 8-bit timer counters. (T0)
- ♦ One 16-bit timer counters. (T1)
- On chip watchdog timer.
- Two system clocks.

External high clock: Crystal type 6MHz/12MHz Internal low clock: RC type 32KHz @5V.

• Four operating modes.

Normal mode: Both high and low clocks active.

Slow mode: Low clock only.

Sleep: Both high and low clocks stop. Green mode: Periodical wakeup by timer.

♦ Package (Chip form support)


LQFP 48 pin. DIP 40/28 pin. SOP 28 pin. SSOP 28 pin. QFN 24pin.

Features Selection Table

CHIP					/IER	SIO	WAKE-UP	
СПІР	ROM	RAM	STACK	T0	T1	310	PIN NO.	PACKAGE
SN8P2233	8K*16	512*8	8	V	V	V	7	QFN24
SN8P2234	8K*16	512*8	8	V	V	V	11	DIP28/SOP28/SSOP28
SN8P2236	8K*16	512*8	8	V	V	V	14	DIP40
SN8P2238	8K*16	512*8	8	V	V	V	14	LQFP48




1.2 SYSTEM BLOCK DIAGRAM





1.3 PIN ASSIGNMENT

SN8P2233J (QFN 24 pins)



SN8P2234K (SK-DIP 28 pins) SN8P2234S (SOP 28 pins) SN8P2234X (SSOP 28 pins)


				_
P1.3	1	U	28	P1.4
P1.2	2		27	P1.5
P1.1	3		26	P5.1/SDI
P1.0	4		25	P5.2/SDO
P3.7	5		24	P5.0/SCK
P3.6	6		23	P2.1
VDD1	7		22	P2.0
VSS1	8		21	VDD
P3.1	9		20	VREG
P0.0/INT0	10		19	D+
P0.1/INT1	11		18	D-
P0.2	12		17	VSS
P0.3	13		16	XOUT
P0.5/RST/VPP	14		15	XIN
•	SN	8P223	4K	_
	SN	I8P223	4S	
	SN	I8P223	4X	



SN8P2236P (DIP 40 pins)

D4.0	_		40	154.4
P1.3	1	U	40	P1.4
P1.2	2		39	P1.5
P1.1	3		38	P1.6
P1.0	4		37	P1.7
P3.7	5		36	P5.1/SDI
P3.6	6		35	P5.2/SDO
P3.5	7		34	P5.0/SCK
P3.4	8		33	P2.5
P3.3	9		32	P2.4
P3.2	10		31	P2.3
VDD1	11		30	P2.2
VSS1	12		29	P2.1
P3.1	13		28	P2.0
P3.0	14		27	VDD
P0.0/INT0	15		26	VREG
P0.1/INT1	16		25	D+
P0.2	17		24	D-
P0.3	18		23	VSS
P0.4	19		22	XOUT
P0.5/RST/VPP	20		21	XIN
•	SN	I8P223	6P	_

SN8P2238Q (LQFP 48 pins)






1.4 PIN DESCRIPTIONS

PIN NAME	TYPE	DESCRIPTION
VDD, VSS	Р	Power supply input pins for digital circuit.
		P0.0: Port 0.0 bi-direction pin.
P0.0/INT0	I/O	Schmitt trigger structure and built-in pull-up resisters as input mode.
1 0.0/11110	"	Built wakeup function.
		INTO: External interrupt 0 input pin.
		P0.1: Port 0.1 bi-direction pin.
P0.1/INT1	I/O	Schmitt trigger structure and built-in pull-up resisters as input mode. Built wakeup function.
		INT1: External interrupt 1 input pin.
		P0: Port 0 bi-direction pin.
P0[4:2]	I/O	Schmitt trigger structure and built-in pull-up resisters as input mode.
. •[=]		Built wakeup function.
		P1.0: Port 1.0 bi-direction pin.
P1.0	I/O	Schmitt trigger structure and built-in pull-up resisters as input mode.
F1.0	1/0	Open-Drain function controlled by "P1OC" register.
		Built wakeup function.
		P1.1: Port 1.1 bi-direction pin.
P1.1	I/O	Schmitt trigger structure and built-in pull-up resisters as input mode.
		Open-Drain function controlled by "P1OC" register.
		Built wakeup function.
D4[7:0]	I/O	P1: Port 1 bi-direction pin. Schmitt trigger structure and built-in pull-up resisters as input mode.
P1[7:2]	1/0	Built wakeup function.
		P2: Port 2 bi-direction pin.
P2[5:0]	I/O	Schmitt trigger structure and built-in pull-up resisters as input mode.
D0[7.0]	1/0	P3: Port 3 bi-direction pin.
P3[7:0]	I/O	Schmitt trigger structure and built-in pull-up resisters as input mode.
XOUT	I/O	XOUT: Oscillator output pin while external oscillator enable.
XIN	I/O	XIN: Oscillator input pin while external oscillator enable.
		RST is system external reset input pin under Ext_RST mode.
		Schmitt trigger structure, active "low", normal stay to "high".
P0.5/RST/VPP	I, P	P0.5 is input only pin without pull-up resistor under P0.5 mode.
		Built wakeup function.
		OTP 12.3V power input pin in programming mode.
		P5.0: Port 5.0 bi-direction pin. Schmitt trigger structure and built-in pull-up resisters as input mode.
P5.0/SCK	I/O	SCK: SIO output clock pin.
		Open-Drain function controlled by "P1OC" register.
		P5.1: Port 5.1 bi-direction pin.
P5.1/SDI	I/O	Schmitt trigger structure and built-in pull-up resisters as input mode.
		SDI: SIO data input pin.
		P5.2: Port 5.2 bi-direction pin.
P5.2/SDO	I/O	Schmitt trigger structure and built-in pull-up resisters as input mode.
F 3.2/3DU	1/0	SDO: SIO data output pin.
		Open-Drain function controlled by "P1OC" register.
VREG	0	3.3V voltage output from USB 3.3V regulator.
D+, D-	I/O	USB differential data line.




1.5 PIN CIRCUIT DIAGRAMS


Port 0, 1, 2, 3, 5 structures:



Port 1.0, Port 1.1 structure:



Port 0.5 structure:





2 CENTRAL PROCESSOR UNIT (CPU)

2.1 MEMORY MAP

2.1.1 PROGRAM MEMORY (ROM)

8K words ROM

	ROM	
0000H	Reset vector	User reset vector Jump to user start address
0001H		·
	General purpose area	
0007H		
0008H 0009H	Interrupt vector	User interrupt vector
000FH 0010H 0011H	General purpose area	User program End of user program
1FFCH 1FFDH 1FFEH 1FFFH	Reserved	



2.1.1.1 RESET VECTOR (0000H)

A one-word vector address area is used to execute system reset.

- Power On Reset (NT0=1, NPD=0).
- Watchdog Reset (NT0=0, NPD=0).
- External Reset (NT0=1, NPD=1).

After power on reset, external reset or watchdog timer overflow reset, then the chip will restart the program from address 0000h and all system registers will be set as default values. It is easy to know reset status from NT0, NPD flags of PFLAG register. The following example shows the way to define the reset vector in the program memory.

Example: Defining Reset Vector

ORG 0 ; 0000H

JMP START ; Jump to user program address.

. . .

ORG 10H

START: ; 0010H, The head of user program.

... ; User program

...

ENDP ; End of program



2.1.1.2 INTERRUPT VECTOR (0008H)

A 1-word vector address area is used to execute interrupt request. If any interrupt service executes, the program counter (PC) value is stored in stack buffer and jump to 0008h of program memory to execute the vectored interrupt. Users have to define the interrupt vector. The following example shows the way to define the interrupt vector in the program memory.

Note:"PUSH", "POP" instructions save and load ACC/PFLAG without (NT0, NPD). PUSH/POP buffer is a unique buffer and only one level.

> Example: Defining Interrupt Vector. The interrupt service routine is following ORG 8.

.CODE

ORG 0 ; 0000H

JMP START ; Jump to user program address.

...

ORG 8 ; Interrupt vector.

PUSH ; Save ACC and PFLAG register to buffers.

•••

POP ; Load ACC and PFLAG register from buffers.

RETI ; End of interrupt service routine

...

START: ; The head of user program.

... ; User program

JMP START ; End of user program

. . .

ENDP ; End of program



Example: Defining Interrupt Vector. The interrupt service routine is following user program.

.CODE

ORG 0 ; 0000H

JMP START ; Jump to user program address.

ORG 8 ; Interrupt vector.

JMP MY_IRQ ; 0008H, Jump to interrupt service routine address.

ORG 10H

START: ; 0010H, The head of user program.

; User program.

•••

JMP START ; End of user program.

MY_IRQ: ;The head of interrupt service routine.

PUSH ; Save ACC and PFLAG register to buffers.

• • •

POP ; Load ACC and PFLAG register from buffers.

RETI ; End of interrupt service routine.

• • •

ENDP ; End of program.

- * Note: It is easy to understand the rules of SONIX program from demo programs given above. These points are as following:
 - 1. The address 0000H is a "JMP" instruction to make the program starts from the beginning.
 - 2. The address 0008H is interrupt vector.
 - 3. User's program is a loop routine for main purpose application.



2.1.1.3 LOOK-UP TABLE DESCRIPTION

In the ROM's data lookup function, Y register is pointed to middle byte address (bit 8~bit 15) and Z register is pointed to low byte address (bit 0~bit 7) of ROM. After MOVC instruction executed, the low-byte data will be stored in ACC and high-byte data stored in R register.

> Example: To look up the ROM data located "TABLE1".

 $\begin{array}{lll} B0MOV & Y, \#TABLE1\$M & ; To set lookup table1's middle address \\ B0MOV & Z, \#TABLE1\$L & ; To set lookup table1's low address. \\ MOVC & ; To lookup data, R = 00H, ACC = 35H \end{array}$

; Increment the index address for next address. NCMS Z ; Z+1

INCMS Z ; Z+1 JMP @F ; Z is not overflow. INCMS Y ; Z overflow (FFH \rightarrow 00), \rightarrow Y=Y+1 NOP :

@@: MOVC ; To lookup data, R = 51H, ACC = 05H.

TABLE1: DW 0035H ; To define a word (16 bits) data.

DW 5105H
DW 2012H

Note: The Y register will not increase automatically when Z register crosses boundary from 0Xff to 0x00. Therefore, user must take care such situation to avoid loop-up table errors. If Z register overflows, Y register must be added one. The following INC_YZ macro shows a simple method to process Y and Z registers automatically.

> Example: INC_YZ macro.

INC_YZ MACRO
INCMS Z ; Z+1

JMP @F ; Not overflow

INCMS Y : Y+1

NOP ; Not overflow

Q@:

ENDM



@@:

GETDATA:

Example: Modify above example by "INC_YZ" macro.

 $\begin{array}{lll} B0MOV & Y, \#TABLE1\$M & ; To set lookup table1's middle address \\ B0MOV & Z, \#TABLE1\$L & ; To set lookup table1's low address. \\ MOVC & ; To lookup data, R = 00H, ACC = 35H \\ \end{array}$

INC_YZ ; Increment the index address for next address.

MOVC ; To lookup data, R = 51H, ACC = 05H.

TABLE1: DW 0035H ; To define a word (16 bits) data.

DW 5105H DW 2012H

...

The other example of loop-up table is to add Y or Z index register by accumulator. Please be careful if "carry" happen.

> Example: Increase Y and Z register by B0ADD/ADD instruction.

B0MOV Y, #TABLE1\$M ; To set lookup table's middle address. B0MOV Z, #TABLE1\$L ; To set lookup table's low address.

B0MOV A, BUF ; Z = Z + BUF. B0ADD Z, A

B0BTS1 FC ; Check the carry flag.

JMP GETDATA ; FC = 0 INCMS Y ; FC = 1. Y+1.

NOP

MOVC ; To lookup data. If BUF = 0, data is 0x0035

; If BUF = 1, data is 0x5105 ; If BUF = 2, data is 0x2012

• • •

TABLE1: DW 0035H ; To define a word (16 bits) data.

DW 5105H DW 2012H

...



2.1.1.4 JUMP TABLE DESCRIPTION

The jump table operation is one of multi-address jumping function. Add low-byte program counter (PCL) and ACC value to get one new PCL. If PCL is overflow after PCL+ACC, PCH adds one automatically. The new program counter (PC) points to a series jump instructions as a listing table. It is easy to make a multi-jump program depends on the value of the accumulator (A).

Note: PCH only support PC up counting result and doesn't support PC down counting. When PCL is carry after PCL+ACC, PCH adds one automatically. If PCL borrow after PCL-ACC, PCH keeps value and not change.

> Example: Jump table.

B0ADD PCL, A ; PCL = PCL + ACC, PCH + 1 when PCL overflow occ JMP A0POINT ; ACC = 0, jump to A0POINT JMP A1POINT ; ACC = 1, jump to A1POINT JMP A2POINT ; ACC = 2, jump to A2POINT JMP A3POINT ; ACC = 3, jump to A3POINT	ORG	0X0100	; The jump table is from the head of the ROM boundary
JMP A2POINT ; ACC = 2, jump to A2POINT		- ,	
	JMP	A1POINT	; ACC = 1, jump to A1POINT
JMP A3POINT ; ACC = 3, jump to A3POINT	JMP	A2POINT	; ACC = 2, jump to A2POINT
	JMP	A3POINT	; ACC = 3, jump to A3POINT

SONIX provides a macro for safe jump table function. This macro will check the ROM boundary and move the jump table to the right position automatically. The side effect of this macro maybe wastes some ROM size.

Example: If "jump table" crosses over ROM boundary will cause errors.

```
@JMP_A MACRO VAL
IF (($+1)!& 0XFF00)!!= (($+(VAL))!& 0XFF00)
JMP ($|0XFF)
ORG ($|0XFF)
ENDIF
ADD PCL, A
ENDM
```

Note: "VAL" is the number of the jump table listing number.



Example: "@JMP_A" application in SONIX macro file called "MACRO3.H".

B0MOV	A, BUF0	; "BUF0" is from 0 to 4.
@JMP_A	5	; The number of the jump table listing is five.
JMP	A0POINT	; ACC = 0, jump to A0POINT
JMP	A1POINT	; ACC = 1, jump to A1POINT
JMP	A2POINT	; ACC = 2, jump to A2POINT
JMP	A3POINT	; ACC = 3, jump to A3POINT
JMP	A4POINT	; ACC = 4, jump to A4POINT

If the jump table position is across a ROM boundary ($0x00FF\sim0x0100$), the "@JMP_A" macro will adjust the jump table routine begin from next RAM boundary (0x0100).

> Example: "@JMP_A" operation.

; Before compiling program.

ROM address			
	B0MOV	A, BUF0	; "BUF0" is from 0 to 4.
	@JMP_A	5	; The number of the jump table listing is five.
0X00FD	JMP	A0POINT	; ACC = 0, jump to A0POINT
0X00FE	JMP	A1POINT	; ACC = 1, jump to A1POINT
0X00FF	JMP	A2POINT	; ACC = 2, jump to A2POINT
0X0100	JMP	A3POINT	; ACC = 3, jump to A3POINT
0X0101	JMP	A4POINT	; ACC = 4, jump to A4POINT

; After compiling program.

ROM address

	B0MOV	A, BUF0	; "BUF0" is from 0 to 4.
	@JMP_A	5	; The number of the jump table listing is five.
0X0100	JMP	A0POINT	; ACC = 0, jump to A0POINT
0X0101	JMP	A1POINT	; ACC = 1, jump to A1POINT
0X0102	JMP	A2POINT	; ACC = 2, jump to A2POINT
0X0103	JMP	A3POINT	; ACC = 3, jump to A3POINT
0X0104	JMP	A4POINT	; ACC = 4, jump to A4POINT



2.1.1.5 CHECKSUM CALCULATION

The last ROM addresses are reserved area. User should avoid these addresses (last address) when calculate the Checksum value.

> Example: The demo program shows how to calculated Checksum from 00H to the end of user's code.

	MOV B0MOV MOV B0MOV CLR CLR	A,#END_USER_CODE\$L END_ADDR1, A A,#END_USER_CODE\$M END_ADDR2, A Y Z	; Save low end address to end_addr1 ; Save middle end address to end_addr2 ; Set Y to 00H ; Set Z to 00H
@@:	MOVC B0BSET ADD MOV ADC JMP	FC DATA1, A A, R DATA2, A END_CHECK	; Clear C flag ; Add A to Data1 ; Add R to Data2 ; Check if the YZ address = the end of code
AAA: END_CHECK:	INCMS JMP JMP	Z @B Y_ADD_1	; Z=Z+1 ; If Z != 00H calculate to next address ; If Z = 00H increase Y
END_CHECK.	MOV CMPRS JMP MOV CMPRS JMP JMP	A, END_ADDR1 A, Z AAA A, END_ADDR2 A, Y AAA CHECKSUM_END	; Check if Z = low end address ; If Not jump to checksum calculate ; If Yes, check if Y = middle end address ; If Not jump to checksum calculate ; If Yes checksum calculated is done.
Y_ADD_1:	INCMS NOP	Υ	; Increase Y
CHECKSUM_END:	JMP	@B	; Jump to checksum calculate
END_USER_CODE:	···· ····		; Label of program end



2.1.2 CODE OPTION TABLE

Code Option	Content	Function Description
Ext OSC	6MHz	6MHz crystal /resonator for external high clock oscillator.
EXI_OSC	12MHz	12MHz crystal /resonator for external high clock oscillator.
	Always_On	Watchdog timer is always on enable even in power down and green mode.
Watch_Dog	Enable	Enable watchdog timer. Watchdog timer stops in power down mode and green mode.
	Disable	Disable Watchdog function.
	Fhosc/1	Instruction cycle is 12 MHz clock.
Fcpu	Fhosc/2	Instruction cycle is 6 MHz clock.
	Fhosc/4	Instruction cycle is 3 MHz clock.
Reset Pin	Reset	Enable External reset pin.
Keset_Fill	P05	Enable P0.5 input only without pull-up resister.
Security	Enable	Enable ROM code Security function.
Security	Disable	Disable ROM code Security function.

Note: Fcpu code option is only available for High Clock. Fcpu of slow mode is Flosc/4.



2.1.3 DATA MEMORY (RAM)

☞ 512 X 8-bit RAM

	Address	RAM location	
	000h " " " 07Fh	General purpose area	BANK 0
BANK 0	080h " " "	System register	80h~FFh of Bank 0 store system registers (128 bytes).
	0FFh	End of bank 0 area	DANIKA
BANK1	100h " " " 1FFh	General purpose area	BANK1
BANK2	200h " " " 27Fh	General purpose area	BANK2



480 X 8-bit RAM for USB DATA FIFO

	480 x 8 RAM (FIFO)
00h	
~	Endpoint 0 RAM (8 byte)
07h	
00h	
~	Endpoint 0 RAM (8 byte)
07h	
10h	
~	Endpoint 1 RAM (16byte)
1Fh	
20h	
~	Endpoint 2 RAM (16 byte)
2Fh	
30h	
~	Reserve
37h	
38h	
~	Reserve
3Fh	
40h	
~	Endpoint 5 RAM (32 byte)
5Fh	
60h	
~	Endpoint 6 RAM (384 byte)
1DF	



2.1.4 SYSTEM REGISTER

2.1.4.1 SYSTEM REGISTER TABLE

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
8	-	-	R	Z	Y	-	PFLAG	RBANK	-	-	-	-	-	-	-	-
9	UDA	USTAT US	EP0OU T_CNT	USB_IN T_EN	EP_AC K	EP_NA K	UE0R	UE1R	UE2R	-	-	UEER	EP5IN_ CNT	-	EP6OU T_CNT_ L	EP6OU T_CNT_ H
Α	-	-	-	UDP0_L	UDP0_ H	UDR0_ R	UDR0_ W	EP10U T_CNT	EP2OU T_CNT			UPID	-	-	-	-
В	-	-	-	-	SIOM	SIOR	SIOB	-	P0M	-	-	-	-	-	-	PEDGE
С	P1W	P1M	P2M	P3M	-	P5M	-	-	INTRQ	INTEN	OSCM	-	WDTR	-	PCL	PCH
D	P0	P1	P2	P3	1	P5	-	1	TOM	T0C	T1M	T1C_L	T1C_H	-	-	STKP
Ε	P0UR	P1UR	P2UR	P3UR	ı	P5UR	-	@YZ	ı	P10C	-	ı	ı	-	-	-
F	STK7L	STK7H	STK6L	STK6H	STK5L	STK5H	STK4L	STK4H	STK3L	STK3H	STK2L	STK2H	STK1L	STK1H	STK0L	STK0H

2.1.4.2 SYSTEM REGISTER DESCRIPTION

R = Working register and ROM look-up data buffer.

PFLAG = ROM page and special flag register.

UDA = USB control register.

UDP0 = USB FIFO address pointer.

EP_ACK = Endpoint ACK flag register.

USTATUS = USB status register.

EPXOUT_CNT = USB endpoint 1~4 OUT token data byte counter

SIOM = SIO mode control register.

SIOB = SIO's data buffer.

PnM = Port n input/output mode register.

INTRQ = Interrupt request register.

OSCM = Oscillator mode register.

TC0R = TC0 auto-reload data buffer.

Pn = Port n data buffer. T0C = T0 counting register.

TC0C = TC0 counting register.

PnUR = Port n pull-up resister control register.

P1OC = Port 1 open-drain control register.

P1W = Port 1 wakeup control register

Y, Z = Working, @YZ and ROM addressing register.

RBANK = RAM bank selection register.

UE0R~UEER = Endpoint 0~6 control registers.

UDR0_R = USB FIFO read data buffer by UDP0 point to.

EP_NAK = Endpoint NAK flag register.

UDR0_W = USB FIFO write data buffer by UDP1 point to.

UPID = USB bus control register.

USB_INT_EN = USB interrupt enable/disable control register.

SIOR = SIO's clock reload buffer

PEDGE = P0.0 edge direction register.

INTEN = Interrupt enable register.

WDTR = Watchdog timer clear register.

PCH, PCL = Program counter.

T0M = T0 mode register.

TC0M = TC0 mode register.

STKP = Stack pointer buffer.

@YZ = RAM YZ indirect addressing index pointer.

STK0~STK7 = Stack 0 ~ stack 7 buffer.



2.1.4.3 BIT DEFINITION of SYSTEM REGISTER

			DISTOLE			D:40	D:44	D:40	DAM	D
Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Remarks
082H 083H	RBIT7 ZBIT7	RBIT6 ZBIT6	RBIT5 ZBIT5	RBIT4 ZBIT4	RBIT3 ZBIT3	RBIT2 ZBIT2	RBIT1 ZBIT1	RBIT0 ZBIT0	R/W R/W	R Z
084H	YBIT7	YBIT6	YBIT5	YBIT4	YBIT3	YBIT2	YBIT1	YBIT0	R/W	Y
086H	NT0	NPD				С	DC	Z	R/W	PFLAG
087H							RBNKS1	RBNKS0	R/W	RBANK
090H	UDE	UDA6	UDA5	UDA4	UDA3	UDA2	UDA1	UDA0	R/W	UDA
091H			SOF	BUS_RST	SUSPEND	EP0_SETUP	EP0_IN	EP0_OUT	R/W	USTATUS
092H				UEP0OC4	UEP0OC3	UEP0OC2	UEP0OC1	UEP0OC0	R/W	EP0OUT_CNT
00011			SOF_INT				EP2NAK	EP1NAK		
093H	REG_EN	DP_PU_EN					INIT EN	INIT EN	R/W	USB_INT_EN
			_EN				_INT_EN	_INT_EN		
094H			EP6_OUT	EP5_IN			EP2_ACK	EP1_ACK	R/W	EP_ACK
095H							EP2_NAK	EP1_NAK	R/W	EP_NAK
096H		UE0M1	UE0M0		UE0C3	UE0C2	UE0C1	UE0C0	R/W	UE0R
097H	UE1E	UE1M1	UE1M0	UE1C4	UE1C3	UE1C2	UE1C1	UE1C0	R/W	UE1R
098H	UE2E	UE2M1	UE2M0	UE2C4	UE2C3	UE2C2	UE2C1	UE2C0	R/W	UE2R
099H										
09AH										
09BH							UE6E	UE5E	R/W	UEER
09CH			EP5IN_CNT	EP5IN_CNT	EP5IN_CNT	EP5IN_CNT	EP5IN_CNT	EP5IN_CNT	R/W	EDEIN ONT
			_5	_4	_3	_2	_1	_0	R/VV	EP5IN_CNT
09DH										
09EH	EP6OUT_C	DAM	EP6OUT_CNT_L							
	NT_7	NT_6	NT_6	NT_4	NT_3	NT_2	NT_1	NT_0	R/VV	EP0001_CN1_L
09FH								EP6OUT_C		
09FH								NT_8	R/W	EP6OUT_CNT_H
0A3H	UDP07	UDP06	UDP05	UDP04	UDP03	UDP02	UDP01	UDP00	R/W	UDP0_L
0A4H	WE0	RE0						UDP08	R/W	UDP0_H
0A5H	UDR0_R7	UDR0_R6	UDR0_R5	UDR0_R4	UDR0_R3	UDR0_R2	UDR0_R1	UDR0_R0	R/W	UDR0_R
0A6H	UDR0_W7	UDR0_W6	UDR0_W5	UDR0_W4	UDR0_W3	UDR0_W2	UDR0_W1	UDR0_W0	R/W	UDR0_W
0A7H				UEP10C4	UEP1OC3	UEP1OC2	UEP1OC1	UEP1OC0	R/W	EP1OUT_CNT
H8A0				UEP2OC4	UEP2OC3	UEP2OC2	UEP2OC1	UEP2OC0	R/W	EP2OUT_CNT
0A9H										
0AAH										
0ABH						UBDE	DDP	DDN	R/W	UPID
0B4H	SENB	START	SRATE1	SRATE0	MLSB	SCKMD	SEDGE	SP	R/W	SIOM
0B5H	SIOR7	SIOR6	SIOR5	SIOR4	SIOR3	SIOR2	SIOR1	SIOR0	W	SIOR
0B6H	SIOB7	SIOB6	SIOB5	SIOB4	SIOB3	SIOB2 P02M	SIOB1 P01M	SIOB0 P00M	R/W	SIOB P0M
0B8H 0BFH				P04M P00G1	P03M P00G0	P02M P01G1	P01M P01G0	PUUIVI	R/W R/W	PEDGE
0C0H 0C1H	P17W P17M	P16W P16M	P15W P15M	P14W P14M	P13W P13M	P12W P12M	P11W P11M	P10W P10M	R/W R/W	P1W P1M



0C2H			P25M	P24M	P23M	P22M	P21M	P20M	R/W	P2M
0C3H	P37M	P36M	P35M	P34M	P33M	P32M	P31M	P30M	R/W	P3M
0C5H						P52M	P51M	P50M	R/W	P5M
0C8H	SOFIRQ	USBIRQ	T1IRQ	T0IRQ	SIOIRQ	WAKEIRQ	P01IRQ	P00IRQ	R/W	INTRQ
0C9H	SOFIEN	USBIEN	T1IEN	T0IEN	SIOIEN	WAKEIEN	P01IEN	P00IEN	R/W	INTEN
0CAH				CPUM1	CPUM0	CLKMD	STPHX		R/W	OSCM
0CCH	WDTR7	WDTR6	WDTR5	WDTR4	WDTR3	WDTR2	WDTR1	WDTR0	W	WDTR
0CDH										
0CEH	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0	R/W	PCL
0CFH				PC12	PC11	PC10	PC9	PC8	R/W	PCH
0D0H			P05	P04	P03	P02	P01	P00	R/W	P0
0D1H	P17	P16	P15	P14	P13	P12	P11	P10	R/W	P1
0D2H			P25	P24	P23	P22	P21	P10	R/W	P2
0D3H	P37	P36	P35	P34	P33	P32	P31	P30	R/W	P3
0D5H						P52	P51	P50	R/W	P5
0D8H	T0ENB	T0rate2	T0rate1	T0rate0					R/W	TOM
0D9H	T0C7	T0C6	T0C5	T0C4	T0C3	T0C2	T0C1	T0C0	R/W	T0C
0DAH	T1ENB	T1rate2	T1rate1	T1rate0					R/W	T1M
0DBH	T1C7	T1C6	T1C5	T1C4	T1C3	T1C2	T1C1	T1C0	R/W	T1C_L
0DCH	T1C15	T1C14	T1C13	T1C12	T1C11	T1C10	T1C9	T1C8	R/W	T1C_H
0DFH	GIE					STKPB2	STKPB1	STKPB0	R/W	STKP
0E0H				P04R	P03R	P02R	P01R	P00R	W	P0UR
0E1H	P17R	P16R	P15R	P14R	P13R	P12R	P11R	P10R	W	P1UR
0E2H			P25R	P24R	P23R	P22R	P21R	P20R	W	P2UR
0E3H	P37R	P36R	P35R	P34R	P33R	P32R	P31R	P30R	W	P3UR
0E5H						P52R	P51R	P50R	W	P5UR
0E7H	@YZ7	@YZ6	@YZ5	@YZ4	@YZ3	@YZ2	@YZ1	@YZ0	R/W	@YZ
0E9H					P52OC	P50OC	P110C	P100C	W	P10C
0F0H	S7PC7	S7PC6	S7PC5	S7PC4	S7PC3	S7PC2	S7PC1	S7PC0	R/W	STK7L
0F1H				S7PC12	S7PC11	S7PC10	S7PC9	S7PC8	R/W	STK7H
0F2H	S6PC7	S6PC6	S6PC5	S6PC4	S6PC3	S6PC2	S6PC1	S6PC0	R/W	STK6L
0F3H				S6PC12	S6PC11	S6PC10	S6PC9	S6PC8	R/W	STK6H
0F4H	S5PC7	S5PC6	S5PC5	S5PC4	S5PC3	S5PC2	S5PC1	S5PC0	R/W	STK5L
0F5H				S5PC12	S5PC11	S5PC10	S5PC9	S5PC8	R/W	STK5H
0F6H	S4PC7	S4PC6	S4PC5	S4PC4	S4PC3	S4PC2	S4PC1	S4PC0	R/W	STK4L
0F7H				S4PC12	S4PC11	S4PC10	S4PC9	S4PC8	R/W	STK4H
0F8H	S3PC7	S3PC6	S3PC5	S3PC4	S3PC3	S3PC2	S3PC1	S3PC0	R/W	STK3L
0F9H				S3PC12	S3PC11	S3PC10	S3PC9	S3PC8	R/W	STK3H
0FAH	S2PC7	S2PC6	S2PC5	S2PC4	S2PC3	S2PC2	S2PC1	S2PC0	R/W	STK2L
0FBH				S2PC12	S2PC11	S2PC10	S2PC9	S2PC8	R/W	STK2H
0FCH	S1PC7	S1PC6	S1PC5	S1PC4	S1PC3	S1PC2	S1PC1	S1PC0	R/W	STK1L
0FDH				S1PC12	S1PC11	S1PC10	S1PC9	S1PC8	R/W	STK1H
0FEH	S0PC7	S0PC6	S0PC5	S0PC4	S0PC3	S0PC2	S0PC1	S0PC0	R/W	STK0L
0FFH				S0PC12	S0PC11	S0PC10	S0PC9	S0PC8	R/W	STK0H

★ Note:

- 1. To avoid system error, please be sure to put all the "0" and "1" as it indicates in the above table.
- 2. All of register names had been declared in SN8ASM assembler.
- 3. One-bit name had been declared in SN8ASM assembler with "F" prefix code.
- 4. "b0bset", "b0bclr", "bset", "bclr" instructions are only available to the "R/W" registers.
- 5. For detail description, please refer to the "System Register Quick Reference Table".



2.1.4.4 ACCUMULATOR

The ACC is an 8-bit data register responsible for transferring or manipulating data between ALU and data memory. If the result of operating is zero (Z) or there is carry (C or DC) occurrence, then these flags will be set to PFLAG register. ACC is not in data memory (RAM), so ACC can't be access by "B0MOV" instruction during the instant addressing mode.

; Read ACC data and store in BUF data memory.

MOV BUF, A

; Write a immediate data into ACC.

MOV A, #0FH

; Write ACC data from BUF data memory.

MOV A, BUF

; or

B0MOV

The system doesn't store ACC and PFLAG value when interrupt executed. ACC and PFLAG data must be saved to other data memories. "PUSH", "POP" save and load ACC, PFLAG data into buffers.

Example: Protect ACC and working registers.

A, BUF

INT_SERVICE:

PUSH ; Save ACC and PFLAG to buffers.

• • •

POP ; Load ACC and PFLAG from buffers.

RETI ; Exit interrupt service vector



2.1.4.5 PROGRAM FLAG

The PFLAG register contains the arithmetic status of ALU operation, system reset status and LVD detecting status. NT0, NPD bits indicate system reset status including power on reset, LVD reset, reset by external pin active and watchdog reset. C, DC, Z bits indicate the result status of ALU operation.

086H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PFLAG	NT0	NPD	-	-	-	С	DC	Z
Read/Write	R/W	R/W	-	-	-	R/W	R/W	R/W
After reset	-	-	-	-	-	0	0	0

Bit [7:6] **NT0**, **NPD**: Reset status flag.

NT0	NPD	Reset Status
0	0	Watch-dog time out
0	1	Reserved
1	0	Reset by LVD
1	1	Reset by external Reset Pin

Bit 2 C: Carry flag

- 1 = Addition with carry, subtraction without borrowing, rotation with shifting out logic "1", comparison result ≥ 0.
- 0 = Addition without carry, subtraction with borrowing signal, rotation with shifting out logic "0", comparison result < 0.

Bit 1 **DC:** Decimal carry flag

- 1 = Addition with carry from low nibble, subtraction without borrow from high nibble.
- 0 = Addition without carry from low nibble, subtraction with borrow from high nibble.

Bit 0 **Z**: Zero flag

- 1 = The result of an arithmetic/logic/branch operation is zero.
- 0 = The result of an arithmetic/logic/branch operation is not zero.

Note: Refer to instruction set table for detailed information of C, DC and Z flags.



2.1.4.6 PROGRAM COUNTER

The program counter (PC) is a 13-bit binary counter separated into the high-byte 5 and the low-byte 8 bits. This counter is responsible for pointing a location in order to fetch an instruction for kernel circuit. Normally, the program counter is automatically incremented with each instruction during program execution.

Besides, it can be replaced with specific address by executing CALL or JMP instruction. When JMP or CALL instruction is executed, the destination address will be inserted to bit 0 ~ bit 12.

	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PC	-	1	-	PC12	PC11	PC10	PC9	PC8	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
After reset	-	ı	-	0	0	0	0	0	0	0	0	0	0	0	0	0
	PCH						PCL									

ONE ADDRESS SKIPPING

There are nine instructions (CMPRS, INCS, INCMS, DECS, DECMS, BTS0, BTS1, B0BTS0, B0BTS1) with one address skipping function. If the result of these instructions is true, the PC will add 2 steps to skip next instruction.

If the condition of bit test instruction is true, the PC will add 2 steps to skip next instruction.

B0BTS1 FC ; To skip, if Carry flag = 1 ; Else jump to C0STEP. **JMP COSTEP**

. . .

COSTEP: NOP

> **B0MOV** A, BUF0 ; Move BUF0 value to ACC. ; To skip, if Zero flag = 0. B0BTS0 FΖ C1STEP ; Else jump to C1STEP.

JMP

C1STEP: NOP

If the ACC is equal to the immediate data or memory, the PC will add 2 steps to skip next instruction.

CMPRS A, #12H ; To skip, if ACC = 12H. **JMP COSTEP** ; Else jump to COSTEP.

COSTEP: NOP



If the destination increased by 1, which results overflow of 0Xff to 0x00, the PC will add 2 steps to skip next instruction.

INCS instruction:

INCS BUF0

JMP COSTEP ; Jump to COSTEP if ACC is not zero.

• • •

COSTEP: NOP

INCMS instruction:

INCMS BUF0

JMP COSTEP ; Jump to COSTEP if BUF0 is not zero.

. . .

COSTEP: NOP

If the destination decreased by 1, which results underflow of 0x00 to 0Xff, the PC will add 2 steps to skip next instruction.

DECS instruction:

DECS BUF0

JMP COSTEP ; Jump to COSTEP if ACC is not zero.

• • •

COSTEP: NOP

DECMS instruction:

DECMS BUF0

JMP COSTEP ; Jump to COSTEP if BUF0 is not zero.

• • •

COSTEP: NOP



MULTI-ADDRESS JUMPING

Users can jump around the multi-address by either JMP instruction or ADD M, A instruction (M = PCL) to activate multi-address jumping function. Program Counter supports "ADD M,A", "ADC M,A" and "B0ADD M,A" instructions for carry to PCH when PCL overflow automatically. For jump table or others applications, users can calculate PC value by the three instructions and don't care PCL overflow problem.

Note: PCH only support PC up counting result and doesn't support PC down counting. When PCL is carry after PCL+ACC, PCH adds one automatically. If PCL borrow after PCL-ACC, PCH keeps value and not change.

Example: If PC = 0323H (PCH = 03H, PCL = 23H)

; PC = 0323H

MOV A, #28H

B0MOV PCL, A ; Jump to address 0328H

...

; PC = 0328H

MOV A, #00H

B0MOV PCL, A ; Jump to address 0300H

...

Example: If PC = 0323H (PCH = 03H, PCL = 23H)

; PC = 0323H

B0ADD PCL, A ; PCL = PCL + ACC, the PCH cannot be changed.

...



2.1.4.7 Y, Z REGISTERS

The Y and Z registers are the 8-bit buffers. There are three major functions of these registers.

- can be used as general working registers
- can be used as RAM data pointers with @YZ register
- can be used as ROM data pointer with the MOVC instruction for look-up table

084H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Υ	YBIT7	YBIT6	YBIT5	YBIT4	YBIT3	YBIT2	YBIT1	YBIT0
Read/Write	R/W							
After reset	ı	-	-	ı	-	-	-	-

083H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Z	ZBIT7	ZBIT6	ZBIT5	ZBIT4	ZBIT3	ZBIT2	ZBIT1	ZBIT0
Read/Write	R/W							
After reset	-	-	-	-	-	-	-	-

Example: Uses Y, Z register as the data pointer to access data in the RAM address 025H of bank0.

B0MOV Y, #00H ; To set RAM bank 0 for Y register B0MOV Z, #25H ; To set location 25H for Z register

B0MOV A, @YZ ; To read a data into ACC

Example: Uses the Y, Z register as data pointer to clear the RAM data.

B0MOV Y, #0 ; Y = 0, bank 0

B0MOV Z, #07FH ; Z = 7FH, the last address of the data memory area

CLR_YZ_BUF:

CLR @YZ ; Clear @YZ to be zero

DECMS Z; Z - 1, if Z = 0, finish the routine

JMP CLR_YZ_BUF ; Not zero

CLR @YZ

END_CLR: ; End of clear general purpose data memory area of bank 0

...



2.1.4.8 R REGISTERS

R register is an 8-bit buffer. There are two major functions of the register.

- Can be used as working register
- For store high-byte data of look-up table
 (MOVC instruction executed, the high-byte data of specified ROM address will be stored in R register and the low-byte data will be stored in ACC).

082H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
R	RBIT7	RBIT6	RBIT5	RBIT4	RBIT3	RBIT2	RBIT1	RBIT0
Read/Write	R/W							
After reset	-	-	-	-	-	-	-	-

Note: Please refer to the "LOOK-UP TABLE DESCRIPTION" about R register look-up table application.



2.2 ADDRESSING MODE

2.2.1 IMMEDIATE ADDRESSING MODE

The immediate addressing mode uses an immediate data to set up the location in ACC or specific RAM.

- > Example: Move the immediate data 12H to ACC.
 - MOV A, #12H ; To set an immediate data 12H into ACC.
- > Example: Move the immediate data 12H to R register.

B0MOV R, #12H ; To set an immediate data 12H into R register.

Note: In immediate addressing mode application, the specific RAM must be 0x80~0x87 working register.

2.2.2 DIRECTLY ADDRESSING MODE

The directly addressing mode moves the content of RAM location in or out of ACC.

> Example: Move 0x12 RAM location data into ACC.

B0MOV A, 12H ; To get a content of RAM location 0x12 of bank 0 and save in

ACC.

Example: Move ACC data into 0x12 RAM location.

B0MOV 12H, A ; To get a content of ACC and save in RAM location 12H of

bank 0.

2.2.3 INDIRECTLY ADDRESSING MODE

The indirectly addressing mode is to access the memory by the data pointer registers (Y/Z).

> Example: Indirectly addressing mode with @YZ register.

B0MOV Y, #0 ; To clear Y register to access RAM bank 0. B0MOV Z, #12H ; To set an immediate data 12H into Z register.

B0MOV A, @YZ ; Use data pointer @YZ reads a data from RAM location


; 012H into ACC.



2.3 STACK OPERATION

2.3.1 OVERVIEW

The stack buffer has 8-level. These buffers are designed to push and pop up program counter's (PC) data when interrupt service routine and "CALL" instruction are executed. The STKP register is a pointer designed to point active level in order to push or pop up data from stack buffer. The STKnH and STKnL are the stack buffers to store program counter (PC) data.





2.3.2 STACK REGISTERS

The stack pointer (STKP) is a 3-bit register to store the address used to access the stack buffer, 13-bit data memory (STKnH and STKnL) set aside for temporary storage of stack addresses.

The two stack operations are writing to the top of the stack (push) and reading from the top of stack (pop). Push operation decrements the STKP and the pop operation increments each time. That makes the STKP always point to the top address of stack buffer and write the last program counter value (PC) into the stack buffer.

The program counter (PC) value is stored in the stack buffer before a CALL instruction executed or during interrupt service routine. Stack operation is a LIFO type (Last in and first out). The stack pointer (STKP) and stack buffer (STKnH and STKnL) are located in the system register area bank 0.

0DFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STKP	GIE	-	-	-	-	STKPB2	STKPB1	STKPB0
Read/Write	R/W	-	-	-	-	R/W	R/W	R/W
After reset	0	-	-	-	-	1	1	1

Bit[2:0] **STKPBn:** Stack pointer (n = $0 \sim 2$)

Bit 7 GIE: Global interrupt control bit.

0 = Disable.

1 = Enable. Please refer to the interrupt chapter.

Example: Stack pointer (STKP) reset, we strongly recommended to clear the stack pointers in the beginning of the program.

MOV A, #00000111B B0MOV STKP, A

0F0H~0FFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STKnH	-	-	-	SnPC12	SnPC11	SnPC10	SnPC9	SnPC8
Read/Write	-	-	-	R/W	R/W	R/W	R/W	R/W
After reset	-	ı	-	0	0	0	0	0

0F0H~0FFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STKnL	SnPC7	SnPC6	SnPC5	SnPC4	SnPC3	SnPC2	SnPC1	SnPC0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

STKn = STKnH, STKnL $(n = 7 \sim 0)$



2.3.3 STACK OPERATION EXAMPLE

The two kinds of Stack-Save operations refer to the stack pointer (STKP) and write the content of program counter (PC) to the stack buffer are CALL instruction and interrupt service. Under each condition, the STKP decreases and points to the next available stack location. The stack buffer stores the program counter about the op-code address. The Stack-Save operation is as the following table.

Stack Level	S	TKP Registe	er	Stack	Buffer	Description
Stack Level	STKPB2	STKPB1	STKPB0	High Byte	Low Byte	Description
0	1	1	1	Free	Free	-
1	1	1	0	STK0H	STK0L	-
2	1	0	1	STK1H	STK1L	-
3	1	0	0	STK2H	STK2L	-
4	0	1	1	STK3H	STK3L	-
5	0	1	0	STK4H	STK4L	-
6	0	0	1	STK5H	STK5L	-
7	0	0	0	STK6H	STK6L	-
8	1	1	1	STK7H	STK7L	-
> 8	1	1	0	-	-	Stack Over, error

There are Stack-Restore operations correspond to each push operation to restore the program counter (PC). The RETI instruction uses for interrupt service routine. The RET instruction is for CALL instruction. When a pop operation occurs, the STKP is incremented and points to the next free stack location. The stack buffer restores the last program counter (PC) to the program counter registers. The Stack-Restore operation is as the following table.

Stack Level	S	TKP Registe	er	Stack	Buffer	Description
Stack Level	STKPB2	STKPB1	STKPB0	High Byte	Low Byte	Description
8	1	1	1	STK7H	STK7L	-
7	0	0	0	STK6H	STK6L	-
6	0	0	1	STK5H	STK5L	-
5	0	1	0	STK4H	STK4L	-
4	0	1	1	STK3H	STK3L	-
3	1	0	0	STK2H	STK2L	-
2	1	0	1	STK1H	STK1L	-
1	1	1	0	STK0H	STK0L	-
0	1	1	1	Free	Free	-



3 RESET

3.1 OVERVIEW

The system would be reset in three conditions as following.

- Power on reset
- Watchdog reset
- Brown out reset
- External reset (only supports external reset pin enable situation)

When any reset condition occurs, all system registers keep initial status, program stops and program counter is cleared. After reset status released, the system boots up and program starts to execute from ORG 0. The NT0, NPD flags indicate system reset status. The system can depend on NT0, NPD status and go to different paths by program.

086H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PFLAG	NT0	NPD	ı	ı	-	C	DC	Z
Read/Write	R/W	R/W	-	-	-	R/W	R/W	R/W
After reset	-	-	-	-	-	0	0	0


Bit [7:6] NT0, NPD: Reset status flag.

	NT0	NPD	Condition	Description
	0	0	Watchdog reset	Watchdog timer overflow.
ſ	0	1	Reserved	-
ſ	1	0	Power on reset and LVD reset.	Power voltage is lower than LVD detecting level.
	1	1	External reset	External reset pin detect low level status.





Finishing any reset sequence needs some time. The system provides complete procedures to make the power on reset successful. For different oscillator types, the reset time is different. That causes the VDD rise rate and start-up time of different oscillator is not fixed. RC type oscillator's start-up time is very short, but the crystal type is longer. Under client terminal application, users have to take care the power on reset time for the master terminal requirement. The reset timing diagram is as following.





3.2 POWER ON RESET

The power on reset depend no LVD operation for most power-up situations. The power supplying to system is a rising curve and needs some time to achieve the normal voltage. Power on reset sequence is as following.

- **Power-up:** System detects the power voltage up and waits for power stable.
- External reset (only external reset pin enable): System checks external reset pin status. If external reset pin is not high level, the system keeps reset status and waits external reset pin released.
- System initialization: All system registers is set as initial conditions and system is ready.
- Oscillator warm up: Oscillator operation is successfully and supply to system clock.
- Program executing: Power on sequence is finished and program executes from ORG 0.

3.3 WATCHDOG RESET

Watchdog reset is a system protection. In normal condition, system works well and clears watchdog timer by program. Under error condition, system is in unknown situation and watchdog can't be clear by program before watchdog timer overflow. Watchdog timer overflow occurs and the system is reset. After watchdog reset, the system restarts and returns normal mode. Watchdog reset sequence is as following.

- Watchdog timer status: System checks watchdog timer overflow status. If watchdog timer overflow occurs, the system is reset.
- System initialization: All system registers is set as initial conditions and system is ready.
- Oscillator warm up: Oscillator operation is successfully and supply to system clock.
- Program executing: Power on sequence is finished and program executes from ORG 0.

Watchdog timer application note is as following.


- Before clearing watchdog timer, check I/O status and check RAM contents can improve system error.
- Don't clear watchdog timer in interrupt vector and interrupt service routine. That can improve main routine fail.
- Clearing watchdog timer program is only at one part of the program. This way is the best structure to enhance the
 watchdog timer function.
- Note: Please refer to the "WATCHDOG TIMER" about watchdog timer detail information.



3.4 BROWN OUT RESET

3.4.1 BROWN OUT DESCRIPTION

The brown out reset is a power dropping condition. The power drops from normal voltage to low voltage by external factors (e.g. EFT interference or external loading changed). The brown out reset would make the system not work well or executing program error.



Brown Out Reset Diagram

The power dropping might through the voltage range that's the system dead-band. The dead-band means the power range can't offer the system minimum operation power requirement. The above diagram is a typical brown out reset diagram. There is a serious noise under the VDD, and VDD voltage drops very deep. There is a dotted line to separate the system working area. The above area is the system work well area. The below area is the system work error area called dead-band. V1 doesn't touch the below area and not effect the system operation. But the V2 and V3 is under the below area and may induce the system error occurrence. Let system under dead-band includes some conditions.

DC application:

The power source of DC application is usually using battery. When low battery condition and MCU drive any loading, the power drops and keeps in dead-band. Under the situation, the power won't drop deeper and not touch the system reset voltage. That makes the system under dead-band.

AC application:


In AC power application, the DC power is regulated from AC power source. This kind of power usually couples with AC noise that makes the DC power dirty. Or the external loading is very heavy, e.g. driving motor. The loading operating induces noise and overlaps with the DC power. VDD drops by the noise, and the system works under unstable power situation.

The power on duration and power down duration are longer in AC application. The system power on sequence protects the power on successful, but the power down situation is like DC low battery condition. When turn off the AC power, the VDD drops slowly and through the dead-band for a while.



3.4.2 THE SYSTEM OPERATING VOLTAGE DECSRIPTION

To improve the brown out reset needs to know the system minimum operating voltage which is depend on the system executing rate and power level. Different system executing rates have different system minimum operating voltage. The electrical characteristic section shows the system voltage to executing rate relationship.



Normally the system operation voltage area is higher than the system reset voltage to VDD, and the reset voltage is decided by LVD detect level. The system minimum operating voltage rises when the system executing rate upper even higher than system reset voltage. The dead-band definition is the system minimum operating voltage above the system reset voltage.



3.4.3 BROWN OUT RESET IMPROVEMENT


How to improve the brown reset condition? There are some methods to improve brown out reset as following.

- LVD reset
- Watchdog reset
- Reduce the system executing rate
- External reset circuit. (Zener diode reset circuit, Voltage bias reset circuit, External reset IC)

* Note:

- 1. The "Zener diode reset circuit", "Voltage bias reset circuit" and "External reset IC" can completely improve the brown out reset, DC low battery and AC slow power down conditions.
- 2. For AC power application and enhance EFT performance, the system clock is 4MHz/4 (1 mips) and use external reset (" Zener diode reset circuit", "Voltage bias reset circuit", "External reset IC"). The structure can improve noise effective and get good EFT characteristic.

LVD reset:



The LVD (low voltage detector) is built-in Sonix 8-bit MCU to be brown out reset protection. When the VDD drops and is below LVD detect voltage, the LVD would be triggered, and the system is reset. The LVD detect level is different by each MCU. The LVD voltage level is a point of voltage and not easy to cover all dead-band range. Using LVD to improve brown out reset is depend on application requirement and environment. If the power variation is very deep, violent and trigger the LVD, the LVD can be the protection. If the power variation can touch the LVD detect level and make system work error, the LVD can't be the protection and need to other reset methods. More detail LVD information is in the electrical characteristic section.

Watchdog reset:

The watchdog timer is a protection to make sure the system executes well. Normally the watchdog timer would be clear at one point of program. Don't clear the watchdog timer in several addresses. The system executes normally and the watchdog won't reset system. When the system is under dead-band and the execution error, the watchdog timer can't be clear by program. The watchdog is continuously counting until overflow occurrence. The overflow signal of watchdog timer triggers the system to reset, and the system return to normal mode after reset sequence. This method also can improve brown out reset condition and make sure the system to return normal mode. If the system reset by watchdog and the power is still in dead-band, the system reset sequence won't be successful and the system stays in reset status until the power return to normal range.

Reduce the system executing rate:

If the system rate is fast and the dead-band exists, to reduce the system executing rate can improve the dead-band. The lower system rate is with lower minimum operating voltage. Select the power voltage that's no dead-band issue and find out the mapping system rate. Adjust the system rate to the value and the system exits the dead-band issue. This way needs to modify whole program timing to fit the application requirement.

External reset circuit:

The external reset methods also can improve brown out reset and is the complete solution. There are three external reset circuits to improve brown out reset including "Zener diode reset circuit", "Voltage bias reset circuit" and "External reset IC". These three reset structures use external reset signal and control to make sure the MCU be reset under power dropping and under dead-band. The external reset information is described in the next section.



3.5 EXTERNAL RESET


External reset function is controlled by "Reset_Pin" code option. Set the code option as "Reset" option to enable external reset function. External reset pin is Schmitt Trigger structure and low level active. The system is running when reset pin is high level voltage input. The reset pin receives the low voltage and the system is reset. The external reset operation actives in power on and normal running mode. During system power-up, the external reset pin must be high level input, or the system keeps in reset status. External reset sequence is as following.

- External reset (only external reset pin enable): System checks external reset pin status. If external reset pin is not high level, the system keeps reset status and waits external reset pin released.
- System initialization: All system registers is set as initial conditions and system is ready.
- Oscillator warm up: Oscillator operation is successfully and supply to system clock.
- Program executing: Power on sequence is finished and program executes from ORG 0.

The external reset can reset the system during power on duration, and good external reset circuit can protect the system to avoid working at unusual power condition, e.g. brown out reset in AC power application...

3.6 EXTERNAL RESET CIRCUIT

3.6.1 Simply RC Reset Circuit




This is the basic reset circuit, and only includes R1 and C1. The RC circuit operation makes a slow rising signal into reset pin as power up. The reset signal is slower than VDD power up timing, and system occurs a power on signal from the timing difference.

Note: The reset circuit is no any protection against unusual power or brown out reset.




3.6.2 Diode & RC Reset Circuit



This is the better reset circuit. The R1 and C1 circuit operation is like the simply reset circuit to make a power on signal. The reset circuit has a simply protection against unusual power. The diode offers a power positive path to conduct higher power to VDD. It is can make reset pin voltage level to synchronize with VDD voltage. The structure can improve slight brown out reset condition.

Note: The R2 100 ohm resistor of "Simply reset circuit" and "Diode & RC reset circuit" is necessary to limit any current flowing into reset pin from external capacitor C in the event of reset pin breakdown due to Electrostatic Discharge (ESD) or Electrical Over-stress (EOS).


3.6.3 Zener Diode Reset Circuit



The zener diode reset circuit is a simple low voltage detector and can **improve brown out reset condition completely**. Use zener voltage to be the active level. When VDD voltage level is above "Vz + 0.7V", the C terminal of the PNP transistor outputs high voltage and MCU operates normally. When VDD is below "Vz + 0.7V", the C terminal of the PNP transistor outputs low voltage and MCU is in reset mode. Decide the reset detect voltage by zener specification. Select the right zener voltage to conform the application.



3.6.4 Voltage Bias Reset Circuit




The voltage bias reset circuit is a low cost voltage detector and can **improve brown out reset condition completely**. The operating voltage is not accurate as zener diode reset circuit. Use R1, R2 bias voltage to be the active level. When VDD voltage level is above or equal to "0.7V x (R1 + R2) / R1", the C terminal of the PNP transistor outputs high voltage and MCU operates normally. When VDD is below "0.7V x (R1 + R2) / R1", the C terminal of the PNP transistor outputs low voltage and MCU is in reset mode.

Decide the reset detect voltage by R1, R2 resistances. Select the right R1, R2 value to conform the application. In the circuit diagram condition, the MCU's reset pin level varies with VDD voltage variation, and the differential voltage is 0.7V. If the VDD drops and the voltage lower than reset pin detect level, the system would be reset. If want to make the reset active earlier, set the R2 > R1 and the cap between VDD and C terminal voltage is larger than 0.7V. The external reset circuit is with a stable current through R1 and R2. For power consumption issue application, e.g. DC power system, the current must be considered to whole system power consumption.

Note: Under unstable power condition as brown out reset, "Zener diode rest circuit" and "Voltage bias reset circuit" can protects system no any error occurrence as power dropping. When power drops below the reset detect voltage, the system reset would be triggered, and then system executes reset sequence. That makes sure the system work well under unstable power situation.

3.6.5 External Reset IC



The external reset circuit also use external reset IC to enhance MCU reset performance. This is a high cost and good effect solution. By different application and system requirement to select suitable reset IC. The reset circuit can improve all power variation



4 SYSTEM CLOCK

4.1 OVERVIEW

The micro-controller is a dual clock system. There are high-speed clock and low-speed clock. The high-speed clock is generated from the external oscillator circuit. The low-speed clock is generated from on-chip low-speed RC oscillator circuit (ILRC 16KHz @3V, 32KHz @5V).


Both the high-speed clock and the low-speed clock can be system clock (Fosc). The system clock in slow mode is divided by 4 to be the instruction cycle (Fcpu).

Normal Mode (High Clock): Fcpu = Fhosc / N, N = 1 ~ 4, Select N by Fcpu code option.

Slow Mode (Low Clock): Fcpu = Flosc/4.

SONIX provides a "Noise Filter" controlled by code option. In high noisy situation, the noise filter can isolate noise outside and protect system works well. The minimum Fcpu of high clock is limited at **Fhosc/4** when noise filter enable.

4.2 CLOCK BLOCK DIAGRAM



- HOSC: High_Clk code option.
- Fhosc: External high-speed clock.
- Flosc: Internal low-speed RC clock (about 16KHz@3V, 32KHz@5V).
- Fosc: System clock source.
- Fcpu: Instruction cycle.



4.3 OSCM REGISTER

The OSCM register is an oscillator control register. It controls oscillator status, system mode.

0CAH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
OSCM	ı	-	-	CPUM1	CPUM0	CLKMD	STPHX	-
Read/Write	-	-	-	R/W	R/W	R/W	R/W	-
After reset	-	-	-	0	0	0	0	-

Bit 1 STPHX: External high-speed oscillator control bit.

0 = External high-speed oscillator free run.

1 = External high-speed oscillator free run stop. Internal low-speed RC oscillator is still running.

Bit 2 **CLKMD:** System high/Low clock mode control bit.

0 = Normal (dual) mode. System clock is high clock.

1 = Slow mode. System clock is internal low clock.

Bit[4:3] **CPUM[1:0]:** CPU operating mode control bits.

00 = normal.

01 = sleep (power down) mode.

10 = green mode.

11 = reserved.

> Example: Stop high-speed oscillator

BOBSET FSTPHX ; To stop external high-speed oscillator only.

Example: When entering the power down mode (sleep mode), both high-speed oscillator and internal low-speed oscillator will be stopped.

B0BSET FCPUM0 ; To stop external high-speed oscillator and internal low-speed

; oscillator called power down mode (sleep mode).





4.4 SYSTEM HIGH CLOCK


The system high clock is from the in circuit PLL. User must select the external oscillator 6MHz X'tal or 12MHz X'tal by the code option "Ext_OSC".

4.4.1 EXTERNAL HIGH CLOCK

External high clock includes three modules (Crystal/Ceramic, RC and external clock signal). The start up time of crystal/ceramic and RC type oscillator is different. RC type oscillator's start-up time is very short, but the crystal's is longer. The oscillator start-up time decides reset time length.










4.4.1.1 CRYSTAL/CERAMIC

Crystal/Ceramic devices are driven by XIN, XOUT pins.




* Note: Connect the Crystal/Ceramic and C as near as possible to the XIN/XOUT/VSS pins of micro-controller.



4.1.1.2 EXTERNAL CLOCK SIGNAL

Selecting external clock signal input to be the input clock source is by the "Ext_OSC" code option. The external clock signal is input from XIN pin. XOUT pin is general purpose I/O pin.




* Note: The GND of external oscillator circuit must be as near as possible to VSS pin of micro-controller.



4.2 SYSTEM LOW CLOCK

The system low clock source is the internal low-speed oscillator built in the micro-controller. The low-speed oscillator uses RC type oscillator circuit. The frequency is affected by the voltage and temperature of the system. In common condition, the frequency of the RC oscillator is about 16KHz at 3V and 32KHz at 5V. The relation between the RC frequency and voltage is as the following figure.



The internal low RC supports watchdog clock source and system slow mode controlled by CLKMD.

- Flosc = Internal low RC oscillator (about 16KHz @3V, 32KHz @5V).
- Slow mode Fcpu = Flosc / 4

There are two conditions to stop internal low RC. One is power down mode, and the other is green mode of 32K mode and watchdog disable. If system is in 32K mode and watchdog disable, only 32K oscillator actives and system is under low power consumption.

> Example: Stop internal low-speed oscillator by power down mode.

B0BSET FCPUM0 ; To stop external high-speed oscillator and internal low-speed

; oscillator called power down mode (sleep mode).

Note: The internal low-speed clock can't be turned off individually. It is controlled by CPUM0, CPUM1 (32K, watchdog disable) bits of OSCM register.



4.2.1 SYSTEM CLOCK MEASUREMENT

Under design period, the users can measure system clock speed by software instruction cycle (Fcpu). This way is useful in RC mode.

Example: Fcpu instruction cycle of external oscillator.

B0BSET P0M.0 ; Set P0.0 to be output mode for outputting Fcpu toggle signal.

@@:

B0BSET P0.0 ; Output Fcpu toggle signal in low-speed clock mode.

B0BCLR P0.0 ; Measure the Fcpu frequency by oscilloscope.

JMP @B

^{*} Note: Do not measure the RC frequency directly from XIN; the probe impendence will affect the RC frequency.




5 SYSTEM OPERATION MODE

5.1 OVERVIEW

The chip is featured with low power consumption by switching around four different modes as following.

- Normal mode
- Slow mode
- Power-down mode (Sleep mode)
- Green mode



Operating mode description

operating measure	speruing mode description										
MODE	NORMAL	SLOW	GREEN	POWER DOWN (SLEEP)	REMARK						
EHOSC	Running	By STPHX	By STPHX	Stop							
ILRC	Running	Running	Running	Stop							
CPU instruction	Executing	Executing	Stop	Stop							
T0 timer	*Active	*Active	*Active	Inactive	* Active if T0ENB=1						
T1 timer	*Active	*Active	Inactive	Inactive	* Active if T1ENB=1						
Watchdog timer	By Watch_Dog	By Watch_Dog	By Watch_Dog	By Watch_Dog	Refer to code option						
watchdog timel	Code option	Code option	Code option	Code option	description						
Internal interrupt	All active	All active	T0	All inactive							
External interrupt	All active	All active	All active	All inactive							
Wakeup source	-	-	P0, P1, T0 Reset	P0, P1, Reset							

■ EHOSC: External high clock

• ILRC: Internal low clock (16K RC oscillator at 3V, 32K at 5V)



5.2 SYSTEM MODE SWITCHING EXAMPLE

> Example: Switch normal/slow mode to power down (sleep) mode.

BOBSET FCPUM0 ; Set CPUM0 = 1.

- Note: During the sleep, only the wakeup pin and reset can wakeup the system back to the normal mode.
- > Example: Switch normal mode to slow mode.

BOBSET FCLKMD ;To set CLKMD = 1, Change the system into slow mode ;To stop external high-speed oscillator for power saving.

> Example: Switch slow mode to normal mode (The external high-speed oscillator is still running).

B0BCLR FCLKMD :To set CLKMD = 0

Example: Switch slow mode to normal mode (The external high-speed oscillator stops).

If external high clock stop and program want to switch back normal mode. It is necessary to delay at least 10Ms for external clock stable.

B0BCLR FSTPHX ; Turn on the external high-speed oscillator.

MOV A, #27 ; If VDD = 5V, internal RC=32KHz (typical) will delay

B0MOV Z, A

@@: DECMS Z ; 0.125ms X 81 = 10.125ms for external clock stable JMP @B

B0BCLR FCLKMD ; Change the system back to the normal mode

Example: Switch normal/slow mode to green mode.

B0BSET FCPUM1 ; Set CPUM1 = 1.

Note: If T0 timer wakeup function is disabled in the green mode, only the wakeup pin and reset pin can wakeup the system backs to the previous operation mode.



Example: Switch normal/slow mode to green mode and enable T0 wake-up function.

; Set T0 timer w	akeup function.		
	B0BCLR	FT0IEN	; To disable T0 interrupt service
	B0BCLR	FT0ENB	; To disable T0 timer
	MOV	A,#20H	•
	B0MOV	TOM,A	; To set T0 clock = Fcpu / 64
	MOV	A,#74H	·
	B0MOV	T0C,A	; To set T0C initial value = 74H (To set T0 interval = 10 ms)
	B0BCLR	FT0IEN	; To disable T0 interrupt service
	B0BCLR	FT0IRQ	; To clear T0 interrupt request
	B0BSET	FT0ENB	; To enable T0 timer
; Go into green	mode		
_	B0BCLR	FCPUM0	;To set CPUMx = 10
	B0BSET	FCPUM1	

^{*} Note: During the green mode with T0 wake-up function, the wakeup pin and T0 wakeup the system back to the last mode. T0 wake-up period is controlled by program.



5.3 WAKEUP

5.3.1 OVERVIEW

Under power down mode (sleep mode) or green mode, program doesn't execute. The wakeup trigger can wake the system up to normal mode or slow mode. The wakeup trigger sources are external trigger (P0, P1 level change), internal trigger (T0 timer overflow) and USB bus toggle.

- Power down mode is waked up to normal mode. The wakeup trigger is only external trigger (P0, P1 level change and USB bus toggle)
- Green mode is waked up to last mode (normal mode or slow mode). The wakeup triggers are external trigger (P0, P1 level change), internal trigger (T0 timer overflow) and USB bus toggle.

5.3.2 WAKEUP TIME

When the system is in power down mode (sleep mode), the high clock oscillator stops. When waked up from power down mode, MCU waits for 4 internal 6MHz clock or 2048 external 6MHz clocks as the wakeup time to stable the oscillator circuit. After the wakeup time, the system goes into the normal mode.

Note: Wakeup from green mode is no wakeup time because the clock doesn't stop in green mode.

The value of the wakeup time is as the following.

"12M_X'tal" mode:

The Wakeup time = 1/Fosc * 2048 (sec) + high clock start-up time

Note: The high clock start-up time is depended on the VDD and oscillator type of high clock.

Example: In 12M_X'tal mode and power down mode (sleep mode), the system is waked up. After the wakeup time, the system goes into normal mode. The wakeup time is as the following.

The wakeup time = 1/Fosc * 2048 = 0.1705 ms (Fosc = 12MHz)


The total wakeup time = 0.1705 ms + oscillator start-up time



6 INTERRUPT

6.1 OVERVIEW

This MCU provides 7 interrupt sources, including 4 internal interrupt (T0/T1/USB/SIO) and two external interrupt (INT0/INT1). The external interrupt can wakeup the chip while the system is switched from power down mode to high-speed normal mode. Once interrupt service is executed, the GIE bit in STKP register will clear to "0" for stopping other interrupt request. On the contrast, when interrupt service exits, the GIE bit will set to "1" to accept the next interrupts' request. All of the interrupt request signals are stored in INTRQ register.



Note: The GIE bit must enable during all interrupt operation.



6.2 INTEN INTERRUPT ENABLE REGISTER

INTEN is the interrupt request control register including one internal interrupts, one external interrupts enable control bits. One of the register to be set "1" is to enable the interrupt request function. Once of the interrupt occur, the stack is incremented and program jump to ORG 8 to execute interrupt service routines. The program exits the interrupt service routine when the returning interrupt service routine instruction (RETI) is executed.

0C9H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTEN	SOFIEN	USBIEN	T1IEN	T0IEN	SIOIEN	WAKEIEN	P01IEN	P00IEN
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

- Bit 0 **P00IEN:** External P0.0 interrupt (INT0) control bit.
 - 0 = Disable INT0 interrupt function.
 - 1 = Enable INT0 interrupt function.
- Bit 1 **P01IEN:** External P0.1 interrupt (INT1) control bit.
 - 0 = Disable INT1 interrupt function.
 - 1 = Enable INT1 interrupt function.
- Bit 2 WAKEIEN: I/O PORTO & PORT 1 WAKEUP interrupt control bit.
 - 0 = Disable WAKEUP interrupt function.
 - 1 = Enable WAKEUP interrupt function.
- Bit 3 **SIOIEN:** SIO interrupt control bit.
 - 0 = Disable SIO interrupt function.
 - 1 = Enable SIO interrupt function.
- Bit 4 **TOIEN:** TO timer interrupt control bit.
 - 0 = Disable T0 interrupt function.
 - 1 = Enable T0 interrupt function.
- Bit 5 **T1IEN:** T1 timer interrupt control bit.
 - 0 = Disable T1 interrupt function.
 - 1 = Enable T1 interrupt function.
- Bit 6 USBIEN: USB interrupt control bit.
 - 0 = Disable USB interrupt function.
 - 1 = Enable USB interrupt function.
- Bit 7 **SOFIEN:** USB SOF interrupt control bit. Control this SOF interrupt with the USB_INT_EN register.
 - 0 = Disable USB SOF interrupt function.
 - 1 = Enable USB SOF interrupt function.



6.3 INTRQ INTERRUPT REQUEST REGISTER

INTRQ is the interrupt request flag register. The register includes all interrupt request indication flags. Each one of the interrupt requests occurs; the bit of the INTRQ register would be set "1". The INTRQ value needs to be clear by programming after detecting the flag. In the interrupt vector of program, users know the any interrupt requests occurring by the register and do the routine corresponding of the interrupt request.

0C8H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTRQ	SOFIRQ	USBIRQ	T1IRQ	T0IRQ	SIOIRQ	WAKEIRQ	P01IRQ	P00IRQ
Read/Write	RW	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

Bit 0 **P00IRQ:** External P0.0 interrupt (INT0) request flag.

0 = None INT0 interrupt request.

1 = INT0 interrupt request.

Bit 1 **P01IRQ:** External P0.1 interrupt (INT1) request flag.

0 = None INT0 interrupt request.

1 = INT0 interrupt request.

Bit 2 WAKEIRQ: I/O PORTO & PORT1 WAKEUP interrupt request flag.

0 = None WAKEUP interrupt request.

1 = WAKEUP interrupt request.

Bit 3 **SIOIRQ:** SIO interrupt request flag.

0 = None SIO interrupt request.

1 = SIO interrupt request.

Bit 4 **T0IRQ:** T0 timer interrupt request flag.

0 = None T0 interrupt request.

1 = T0 interrupt request.

Bit 5 **T1IRQ:** T1 timer interrupt request flag.

0 = None T1 interrupt request.

1 = T1 interrupt request.

Bit 6 **USBIRQ:** USB interrupt request flag.

0 = None USB interrupt request.

1 = USB interrupt request.

Bit 7 **SOFIRQ:** USB SOF interrupt request flag. Control this SOF interrupt with the USTATUS register.

0 = None USB SOF interrupt request.

1 = USB SOF interrupt request.

6.4 GIE GLOBAL INTERRUPT OPERATION

GIE is the global interrupt control bit. All interrupts start work after the GIE = 1 It is necessary for interrupt service request. One of the interrupt requests occurs, and the program counter (PC) points to the interrupt vector (ORG 8) and the stack add 1 level.

0DFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STKP	GIE	-	-	-	-	STKPB2	STKPB1	STKPB0
Read/Write	R/W	-	-	-	-	R/W	R/W	R/W
After reset	0	-	-	-	-	1	1	1

Bit 7 GIE: Global interrupt control bit.



0 = Disable global interrupt.1 = Enable global interrupt.

Example: Set global interrupt control bit (GIE).

B0BSET FGIE ; Enable GIE

Note: The GIE bit must enable during all interrupt operation.

6.5 PUSH, POP ROUTINE

When any interrupt occurs, system will jump to ORG 8 and execute interrupt service routine. It is necessary to save ACC, PFLAG data. The chip includes "PUSH", "POP" for in/out interrupt service routine. The two instructions save and load **ACC**, **PFLAG** data into buffers and avoid main routine error after interrupt service routine finishing.

- * Note: "PUSH", "POP" instructions save and load ACC/PFLAG without (NT0, NPD). PUSH/POP buffer is an unique buffer and only one level.
- > Example: Store ACC and PAFLG data by PUSH, POP instructions when interrupt service routine executed.

ORG 0

JMP START

ORG 8

JMP INT_SERVICE

ORG 10H

START:

...

INT_SERVICE:

PUSH ; Save ACC and PFLAG to buffers.

...

POP ; Load ACC and PFLAG from buffers.

RETI ; Exit interrupt service vector

ENDP



6.6 INTO (P0.0) & INT1 (P0.1) INTERRUPT OPERATION

When the INTO/INT1 trigger occurs, the P00IRQ/P01IRQ will be set to "1" no matter the P00IEN/P01IEN is enable or disable. If the P00IEN/P01IEN = 1 and the trigger event P00IRQ/P01IRQ is also set to be "1". As the result, the system will execute the interrupt vector (ORG 8). If the P00IEN/P01IEN = 0 and the trigger event P00IRQ/P01IRQ is still set to be "1". Moreover, the system won't execute interrupt vector even when the P00IRQ/P01IRQ is set to be "1". Users need to be cautious with the operation under multi-interrupt situation.

If the interrupt trigger direction is identical with wake-up trigger direction, the INT0/INT1 interrupt request flag (INT0IRQ/INT1IRQ) is latched while system wake-up from power down mode or green mode by P0.0 wake-up trigger. System inserts to interrupt vector (ORG 8) after wake-up immediately.

- Note: INT0 interrupt request can be latched by P0.0 wake-up trigger.
- ★ Note: INT1 interrupt request can be latched by P0.1 wake-up trigger.
- Note: The interrupt trigger direction of P0.0/P0.1 is control by PEDGE register.

0BFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PEDGE	-	-	-	P00G1	P00G0	P01G1	P01G0	-
Read/Write	-	-	-	R/W	R/W	R/W	R/W	-
After reset	-	-	-	1	0	1	0	-

Bit[4:3] **P00G[1:0]:** P0.0 interrupt trigger edge control bits.

00 = reserved.

01 = rising edge.

10 = falling edge.

11 = rising/falling bi-direction (Level change trigger).

Bit[2:1] **P01G[1:0]:** P0.1 interrupt trigger edge control bits.

00 = reserved.

01 = rising edge.

10 = falling edge.

11 = rising/falling bi-direction (Level change trigger).

Example: Setup INT0 interrupt request and bi-direction edge trigger.

MOV A, #18H

B0MOV PEDGE, A ; Set INT0 interrupt trigger as bi-direction edge.

B0BSET FP00IEN ; Enable INT0 interrupt service B0BCLR FP00IRQ ; Clear INT0 interrupt request flag

B0BSET FGIE ; Enable GIE



Example: INT0 interrupt service routine.

ORG 8

JMP INT_SERVICE

INT_SERVICE:

. ; Push routine to save ACC and PFLAG to buffers.

; Interrupt vector

B0BTS1 FP00IRQ ; Check P00IRQ

JMP EXIT_INT ; P00IRQ = 0, exit interrupt vector

B0BCLR FP00IRQ ; Reset P00IRQ

... ; INT0 interrupt service routine

EXIT_INT:

.. ; Pop routine to load ACC and PFLAG from buffers.



6.7 TO INTERRUPT OPERATION

When the T0C counter occurs overflow, the T0IRQ will be set to "1" however the T0IEN is enable or disable. If the T0IEN = 1, the trigger event will make the T0IRQ to be "1" and the system enter interrupt vector. If the T0IEN = 0, the trigger event will make the T0IRQ to be "1" but the system will not enter interrupt vector. Users need to care for the operation under multi-interrupt situation.

> Example: T0 interrupt request setup.

BOBCLR FTOIEN ; Disable T0 interrupt service

B0BCLR FT0ENB ; Disable T0 timer

MOV A, #20H ;

 B0MOV
 T0M, A
 ; Set T0 clock = Fcpu / 64

 MOV
 A, #74H
 ; Set T0C initial value = 74H

 B0MOV
 T0C, A
 ; Set T0 interval = 10 ms

BOBSET FTOIEN ; Enable T0 interrupt service BOBCLR FTOIRQ ; Clear T0 interrupt request flag

B0BSET FT0ENB ; Enable T0 timer

B0BSET FGIE ; Enable GIE

Example: T0 interrupt service routine.

ORG 8 ; Interrupt vector

JMP INT_SERVICE

INT_SERVICE:

.. ; Push routine to save ACC and PFLAG to buffers.

B0BTS1 FT0IRQ ; Check T0IRQ

JMP EXIT_INT ; T0IRQ = 0, exit interrupt vector

B0BCLR FT0IRQ ; Reset T0IRQ

MOV A, #74H B0MOV T0C, A ; Reset T0C.

... ; T0 interrupt service routine

EXIT_INT:

... ; Pop routine to load ACC and PFLAG from buffers.



6.8 T1 INTERRUPT OPERATION

When the T1C counter overflows, the T1IRQ will be set to "1" no matter the T1IEN is enable or disable. If the T1IEN and the trigger event T1IRQ is set to be "1". As the result, the system will execute the interrupt vector. If the T1IEN = 0, the trigger event T1IRQ is still set to be "1". Moreover, the system won't execute interrupt vector even when the T1IEN is set to be "1". Users need to be cautious with the operation under multi-interrupt situation.

Example: T1 interrupt request setup.

B0BCLR FT1IEN Disable T1 interrupt service **B0BCLR** FT1ENB Disable T1 timer MOV A, #00H T1M, A **B0MOV** Set T1 clock = Fcpu / 256 MOV A. #0E5H ; Set T1C L initial value = E5H **B0MOV** T1C_L, A MOV A, #48H ; Set T1C H initial value = 48H **B0MOV** T1C_H, A ; Set T1 interval = 1s **B0BSET** FT1IEN ; Enable T1 interrupt service ; Clear T1 interrupt request flag **B0BCLR** FT1IRQ **BOBSET** FT1ENB ; Enable T1 timer **BOBSET FGIE** ; Enable GIE

Example: T1 interrupt service routine.

EXIT_INT:

ORG 8 ; Interrupt vector

JMP INT_SERVICE INT SERVICE:

... ; Push routine to save ACC and PFLAG to buffers.

B0BTS1 FT1IRQ ; Check T1IRQ

JMP EXIT_INT ; T1IRQ = 0, exit interrupt vector

B0BCLR FT1IRQ ; Reset T1IRQ

MOV A, #0E5H
B0MOV T1C_L, A ; Reset T1C_L.
MOV A, #48H
B0MOV T1C_H, A ; Reset T1C_H.

... ; T1 interrupt service routine

... , 11 morrapt service realine

... ; Pop routine to load ACC and PFLAG from buffers.



6.9 USB INTERRUPT OPERATION

When the USB process finished, the USBIRQ will be set to "1" no matter the USBIEN is enable or disable. If the USBIEN and the trigger event USBIRQ is set to be "1". As the result, the system will execute the interrupt vector. If the USBIEN = 0, the trigger event USBIRQ is still set to be "1". Moreover, the system won't execute interrupt vector. Users need to be cautious with the operation under multi-interrupt situation.

Example: USB interrupt request setup.

B0BCLR FUSBIEN ; Disable USB interrupt service
B0BCLR FUSBIRQ ; Clear USB interrupt request flag
B0BSET FUSBIEN ; Enable USB interrupt service

... ; USB initializes.... ; USB operation.

B0BSET FGIE ; Enable GIE

Example: USB interrupt service routine.

ORG 8 ; Interrupt vector

JMP INT_SERVICE INT_SERVICE:

PUSH ; Push routine to save ACC and PFLAG to buffers.

B0BTS1 FUSBIRQ ; Check USBIRQ

JMP EXIT_INT ; USBIRQ = 0, exit interrupt vector

B0BCLR FUSBIRQ ; Reset USBIRQ

... ; USB interrupt service routine

EXIT_INT:

POP ; Pop routine to load ACC and PFLAG from buffers.



6.10 WAKEUP INTERRUPT OPERATION

When the I/O port 1 or I/O port 0 wakeup the MCU from the sleep mode, the WAKEIRQ will be set to "1" no matter the WAKEIEN is enable or disable. If the WAKEIEN and the trigger event WAKEIRQ is set to be "1". As the result, the system will execute the interrupt vector. If the WAKEIEN = 0, the trigger event WAKEIRQ is still set to be "1". Moreover, the system won't execute interrupt vector. Users need to be cautious with the operation under multi-interrupt situation.

Example: WAKE interrupt request setup.

B0BCLR FWAKEIEN ; Disable WAKE interrupt service B0BCLR FWAKEIRQ ; Clear WAKE interrupt request flag B0BSET FWAKEIEN ; Enable WAKE interrupt service

...; Pin WAKEUP initialize. ...; Pin WAKEUP operation.

B0BSET FGIE ; Enable GIE

Example: WAKE interrupt service routine.

ORG 8 ; Interrupt vector

JMP INT_SERVICE

INT_SERVICE:

PUSH ; Push routine to save ACC and PFLAG to buffers.

B0BTS1 FWAKEIRQ ; Check WAKEIRQ

JMP EXIT_INT ; WAKEIRQ = 0, exit interrupt vector

B0BCLR FWAKEIRQ ; Reset WAKEIRQ

... ; WAKE interrupt service routine

EXIT_INT:

POP ; Pop routine to load ACC and PFLAG from buffers.



6.11 SIO INTERRUPT OPERATION

When the SIO converting successfully, the SIOIRQ will be set to "1" no matter the SIOIEN is enable or disable. If the SIOIEN and the trigger event SIOIRQ is set to be "1". As the result, the system will execute the interrupt vector. If the SIOIEN = 0, the trigger event SIOIRQ is still set to be "1". Moreover, the system won't execute interrupt vector even when the SIOIEN is set to be "1". Users need to be cautious with the operation under multi-interrupt situation.

> Example: SIO interrupt request setup.

B0BSET FSIOIEN ; Enable SIO interrupt service B0BCLR FSIOIRQ ; Clear SIO interrupt request flag

B0BSET FGIE ; Enable GIE

> Example: SIO interrupt service routine.

ORG 8 ; Interrupt vector

JMP INT_SERVICE

INT_SERVICE:

; Push routine to save ACC and PFLAG to buffers.

B0BTS1 FSIOIRQ ; Check SIOIRQ

JMP EXIT_INT ; SIOIRQ = 0, exit interrupt vector

B0BCLR FSIOIRQ ; Reset SIOIRQ

.. ; SIO interrupt service routine

EXIT_INT:

... ; Pop routine to load ACC and PFLAG from buffers.



6.12 MULTI-INTERRUPT OPERATION

Under certain condition, the software designer uses more than one interrupt requests. Processing multi-interrupt request requires setting the priority of the interrupt requests. The IRQ flags of interrupts are controlled by the interrupt event. Nevertheless, the IRQ flag "1" doesn't mean the system will execute the interrupt vector. In addition, which means the IRQ flags can be set "1" by the events without enable the interrupt. Once the event occurs, the IRQ will be logic "1". The IRQ and its trigger event relationship is as the below table.

Interrupt Name	Trigger Event Description
P00IRQ	P0.0 trigger controlled by PEDGE
T0IRQ	T0C overflow
T1IRQ	T1C overflow
USBIRQ	USB process finished
WAEKIRQ	I/O port0 & port1 wakeup MCU
SIOIRQ	SIO process finished

For multi-interrupt conditions, two things need to be taking care of. One is to set the priority for these interrupt requests. Two is using IEN and IRQ flags to decide which interrupt to be executed. Users have to check interrupt control bit and interrupt request flag in interrupt routine.

Example: Check the interrupt request under multi-interrupt operation

: Interrupt vector ORG

JMP INT SERVICE

INT SERVICE:

; Push routine to save ACC and PFLAG to buffers.

INTPOOCHK: ; Check INT0 interrupt request

B0BTS1 FP00IEN ; Check P00IEN **JMP** INTT0CHK ; Jump check to next interrupt

B0BTS0 FP00IRQ : Check P00IRQ INTP00 **JMP**

INTTOCHK: ; Check T0 interrupt request

> B0BTS1 : Check T0IEN FT0IEN

> ; Jump check to next interrupt **JMP** INTT1CHK

B0BTS0 FT0IRQ ; Check T0IRQ INTT0

JMP ; Jump to T0 interrupt service routine

INTT1CHK: ; Check T1 interrupt request

B0BTS1 FT1IEN : Check T1IEN

JMP INTTC1CHK Jump check to next interrupt

B0BTS0 FT1IRQ Check T1IRQ

JMP Jump to T1 interrupt service routine INTT1

Check USB interrupt request INTUSBCHK:

B0BTS1 **FUSBIEN Check USBIEN**

JMP INTWAKECHK Jump check to next interrupt

B0BTS0 **FUSBIRQ** Check USBIRQ

JMP INTUSB Jump to USB interrupt service routine

INTWAKECHK: Check USB interrupt request

B0BTS1 **FWAKEIEN** ; Check WAKEIEN

> **JMP** INTSIOCHK Jump check to next interrupt

B0BTS0 **FWAKEIRQ** Check WAKEIRQ

JMP INTWAKEUP ; Jump to WAKEUP interrupt service routine

INTSIOCHK: ; Check SIO interrupt request B0BTS1 **FSIOIEN** ; Check SIOIEN

JMP INT EXIT ; Jump check to next interrupt

B0BTS0 **FSIOIRQ** ; Check SIOIRQ

JMP INTSIO ; Jump to SIO interrupt service routine

INT_EXIT:

; Pop routine to load ACC and PFLAG from buffers.

; Exit interrupt vector RETI



7 I/O PORT

7.1 I/O PORT MODE

The port direction is programmed by PnM register. All I/O ports can select input or output direction.

0B8H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P0M	ı	ı	-	P04M	P03M	P02M	P01M	P00M
Read/Write	-	-	-	R/W	R/W	R/W	R/W	R/W
After reset	Ī	-	-	0	0	0	0	0

0C1H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1M	P17M	P16M	P15M	P14M	P13M	P12M	P11M	P10M
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

0C2H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P2M	-	ı	P25M	P24M	P23M	P22M	P21M	P20M
Read/Write	-	-	R/W	R/W	R/W	R/W	R/W	R/W
After reset	-	-	0	0	0	0	0	0

0C3H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P3M	P37M	P36M	P35M	P34M	P33M	P32M	P31M	P30M
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

0C5H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P5M	-	-	ı	ı	-	P52M	P51M	P50M
Read/Write	-	-	-	-	-	R/W	R/W	R/W
After reset	-	-	ı	1	-	0	0	0

Bit[7:0] **PnM[7:0]:** Pn mode control bits. $(n = 0 \sim 5)$.

0 = Pn is input mode.

1 = Pn is output mode.

Note:

- 1. Users can program them by bit control instructions (B0BSET, B0BCLR).
- 2. P0.5 is input only pin, so there is no P0.5 mode control bit.

> Example: I/O mode selecting

CLR P0M ; Set all ports to be input mode. CLR P1M

CLR P5M

MOV A, #0FFH ; Set all ports to be output mode.

B0MOV P0M, A B0MOV P1M, A



B0MOV P5M, A

B0BCLR P1M.2 ; Set P1.2 to be input mode.

B0BSET P1M.2 ; Set P1.2 to be output mode.



7.2 I/O PULL UP REGISTER

0E0H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P0UR	-	-	-	P04R	P03R	P02R	P01R	P00R
Read/Write	-	-	-	W	W	W	W	W
After reset	-	-	-	0	0	0	0	0

0E1H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1UR	P17R	P16R	P15R	P16R	P13R	P12R	P11R	P10R
Read/Write	W	W	W	W	W	W	W	W
After reset	0	0	0	0	0	0	0	0

0E2H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P2UR	-	-	P25R	P24R	P23R	P22R	P21R	P20R
Read/Write	-	-	W	W	W	W	W	W
After reset	-	-	0	0	0	0	0	0

0E3H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P3UR	P37R	P36R	P35R	P34R	P33R	P32R	P31R	P30R
Read/Write	W	W	W	W	W	W	W	W
After reset	0	0	0	0	0	0	0	0

0E5H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P5UR	-	ı	ı	-	ı	P52R	P51R	P50R
Read/Write	-	-	-	-	-	W	W	W
After reset	ı	ı	ı	-	ı	0	0	0

- * Note: P0.5 is input only pin without pull-up resister, so there is no P0.5 pull-up resistor control bit.
- * Note: When set P0.5 to input mode, please add the series external 100 ohm on it.

> Example: I/O Pull up Register


MOV A, #0FFH ; Enable Port0, 1, 5 Pull-up register, B0MOV ; FOUR, A ;

BOMOV P1UR, A BOMOV P5UR, A



7.3 I/O OPEN-DRAIN REGISTER

P1.0/P1.1 is built-in open-drain function. P1.0/P1.1 must be set as output mode when enable P1.0/P1.1 open-drain function. Open-drain external circuit is as following.



The pull-up resistor is necessary. Open-drain output high is driven by pull-up resistor. Output low is sunken by MCU's pin.

Note: P1.0/P1.1 open-drain function can be 2nd PS/2 interface on chip. More detail information refers to PS/2 chapter.

0E9H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P10C	-	-	-	-	P52OC	P50OC	P110C	P10OC
Read/Write	-	-	-	-	W	W	W	W
After reset	-	-	-	-	0	0	0	0

Bit [1:0] **P1Noc:** Port 1 open-drain control bit

0 = Disable open-drain mode1 = Enable open-drain mode

Bit [3:2] **P5Noc:** Port 5 open-drain control bit

0 = Disable open-drain mode1 = Enable open-drain mode

> Example: Enable P1.0 to open-drain mode and output high.

B0BSET P1.0 ; Set P1.0 buffer high.

B0BSET P10M ; Enable P1.0 output mode.

MOV A, #01H ; Enable P1.0 open-drain function. B0MOV P1OC, A

★ Note: P10C is a write only register. Setting P100C must be used "MOV" instructions.

Example: Disable P1.0 to open-drain mode and output low.

MOV A, #0Xe ; Disable P1.0 open-drain function.

B0MOV P1OC, A

Note: After disable P1.0 open-drain function, P1.0 mode returns to last I/O mode. Note:



7.4 I/O PORT DATA REGISTER

0D0H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P0	-	-	P05	P04	P03	P02	P01	P00
Read/Write	-	-	R	R/W	R/W	R/W	R/W	R/W
After reset	-	-	0	0	0	0	0	0

0D1H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1	P17	P16	P15	P14	P13	P12	P11	P10
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

0D2H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P2	-	ı	P25	P24	P23	P22	P21	P20
Read/Write	-	-	R/W	R/W	R/W	R/W	R/W	R/W
After reset	-	-	0	0	0	0	0	0

0D3H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P3	P37	P36	P35	P34	P33	P32	P31	P30
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

0D5H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P5	ı	-	-	-	-	P52	P51	P50
Read/Write	-	-	-	-	-	R/W	R/W	R/W
After reset	ı	-	-	-	-	0	0	0

* Note: The P05 keeps "1" when external reset enable by code option.

> Example: Read data from input port.

B0MOV A, P0 ; Read data from Port 0 B0MOV A, P1 ; Read data from Port 1 B0MOV A, P5 ; Read data from Port 5

Example: Write data to output port.

MOV A, #0FFH ; Write data FFH to all Port.

B0MOV P0, A B0MOV P1, A B0MOV P5, A

> Example: Write one bit data to output port.

B0BSET P1.3 ; Set P1.3 and P5.5 to be "1".

B0BSET P5.5

B0BCLR P1.3 ; Set P1.3 and P5.5 to be "0".

B0BCLR P5.5



7.5 I/O PORT1 WAKEUP CONTROL REGISTER

0C0H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1W	P17W	P16W	P15W	P14W	P13W	P12W	P11W	P10W
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

Bit [7:0] P1Nw: Port 1 wakeup function control bit

0 = Disable port 1 wakeup function 1 = Enable port 1 wakeup function



8 TIMERS

8.1 WATCHDOG TIMER

The watchdog timer (WDT) is a binary up counter designed for monitoring program execution. If the program goes into the unknown status by noise interference, WDT overflow signal raises and resets MCU. Watchdog clock controlled by code option and the clock source is internal low-speed oscillator (16KHz @3V, 32KHz @5V).

Watchdog overflow time = 8192 / Internal Low-Speed oscillator (sec).

VDD	Internal Low RC Freq.	Watchdog Overflow Time				
3V	16KHz	512ms				
5V	32KHz	256ms				

Note: If watchdog is "Always_On" mode, it keeps running event under power down mode or green mode.

Watchdog clear is controlled by WDTR register. Moving **0x5A** data into WDTR is to reset watchdog timer.

0CCH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
WDTR	WDTR7	WDTR6	WDTR5	WDTR4	WDTR3	WDTR2	WDTR1	WDTR0
Read/Write	W	W	W	W	W	W	W	W
After reset	0	0	0	0	0	0	0	0

Example: An operation of watchdog timer is as following. To clear the watchdog timer counter in the top of the main routine of the program.

Main:

MOV B0MOV	A,#5AH WDTR,A	; Clear the watchdog timer.
CALL CALL	SUB1 SUB2	
 JMP	MAIN	



Watchdog timer application note is as following.

- Before clearing watchdog timer, check I/O status and check RAM contents can improve system error.
- Don't clear watchdog timer in interrupt vector and interrupt service routine. That can improve main routine fail.
- Clearing watchdog timer program is only at one part of the program. This way is the best structure to enhance the watchdog timer function.




8.2 TIMER 0 (T0)

8.2.1 OVERVIEW

The T0 is an 8-bit binary up timer and event counter. If T0 timer occurs an overflow (from FFH to 00H), it will continue counting and issue a time-out signal to trigger T0 interrupt to request interrupt service.

The main purpose of the T0 timer is as following.

- 8-bit programmable up counting timer: Generates interrupts at specific time intervals based on the selected clock frequency.
- Green mode wakeup function: To can be green mode wake-up time as T0ENB = 1. System will be wake-up by T0 time out.



8.2.2 TOM MODE REGISTER

0D8H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TOM	T0ENB	T0rate2	T0rate1	T0rate0	-	ı	-	
Read/Write	R/W	R/W	R/W	R/W	-	-	-	
After reset	0	0	0	0	-	-	-	

Bit [6:4] TORATE[2:0]: T0 internal clock select bits.

000 = fcpu/256.

001 = fcpu/128.

110 = fcpu/4.

111 = fcpu/2.

Bit 7 T0ENB: T0 counter control bit.

0 = Disable T0 timer.

1 = Enable T0 timer.



8.2.3 TOC COUNTING REGISTER

TOC is an 8-bit counter register for T0 interval time control.

0D9H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
T0C	T0C7	T0C6	T0C5	T0C4	T0C3	T0C2	T0C1	T0C0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

The equation of T0C initial value is as following.

TOC initial value = 256 – (T0 interrupt interval time * input clock)

Example: To set 1ms interval time for T0 interrupt. High clock is 12MHz. Fcpu=Fosc/2. Select T0RATE=010 (Fcpu/64).

The basic timer table interval time of T0.

T0RATE	T0CLOCK	High speed mode (High speed mode (Fcpu = 12MHz / 2)					
TONATE	TOCLOCK	Max overflow interval	One step = max/256					
000	Fcpu/256	10.923 ms	42.67 us					
001	Fcpu/128	5.461 ms	21.33 us					
010	Fcpu/64	2.731 ms	10.67 us					
011	Fcpu/32	1.365 ms	5.33 us					
100	Fcpu/16	0.683 ms	2.67 us					
101	Fcpu/8	0.341 ms	1.33 us					
110	Fcpu/4	0.171 ms	0.67 us					
111	Fcpu/2	0.085 ms	0.33 us					



8.2.4 TO TIMER OPERATION SEQUENCE

T0 timer operation sequence of setup T0 timer is as following.

Stop T0 timer counting, disable T0 interrupt function and clear T0 interrupt request flag.

B0BCLR FT0ENB ; T0 timer.

B0BCLR FT0IEN ; T0 interrupt function is disabled. B0BCLR FT0IRQ ; T0 interrupt request flag is cleared.

Set T0 timer rate.

MOV A, #0xxx0000b ;The T0 rate control bits exist in bit4~bit6 of T0M. The

; value is from x000xxxxb~x111xxxxb.

B0MOV T0M,A ; T0 timer is disabled.

Set T0 interrupt interval time.

MOV A,#7FH

B0MOV T0C,A ; Set T0C value.

Set T0 timer function mode.

B0BSET FT0IEN ; Enable T0 interrupt function.

Enable T0 timer.

B0BSET FT0ENB ; Enable T0 timer.




8.3 TIMER T1 (T1)

8.3.1 OVERVIEW

The T1 is a 16-bit binary up timer and event counter. If T1 timer occurs an overflow (from FFFFH to 0000H), it will continue counting and issue a time-out signal to trigger T1 interrupt to request interrupt service.

The main purpose of the T1 timer is as following.

- 16-bit programmable up counting timer: Generates interrupts at specific time intervals based on the selected clock frequency.
- Green mode wakeup function: T1 can be green mode wake-up time as T1ENB = 1. System will be wake-up by T1 time out.



8.3.2 T1M MODE REGISTER

0DAH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
T1M	T1ENB	T1rate2	T1rate1	T1rate0	-	-	-	
Read/Write	R/W	R/W	R/W	R/W	-	-	-	
After reset	0	0	0	0	-	1	1	

Bit [6:4] T1RATE[2:0]: T1 internal clock select bits.

000 = fcpu/256.

001 = fcpu/128.

110 = fcpu/4.

111 = fcpu/2.

Bit 7 **T1ENB:** T1 counter control bit.

0 = Disable T1 timer.

1 = Enable T1 timer.



8.3.3 T1C COUNTING REGISTER

T1C_L with T1C_H is an 16-bit counter register for T1 interval time control.

0DBH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
T1C_L	T1C7	T1C6	T1C5	T1C4	T1C3	T1C2	T1C1	T1C0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

0DCH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
T1C_H	T1C15	T1C14	T1C13	T1C12	T1C11	T1C10	T1C9	T1C8
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

The equation of T1C initial value is as following.

T1C initial value = 65536 - (T1 interrupt interval time * input clock)

Example: To set 1s interval time for T1 interrupt. High clock is 12MHz. Fcpu=Fosc/2. Select T1RATE=001 (Fcpu/128).

The basic timer table interval time of T1.

T1RATE	T1CLOCK	High speed mode (Fcpu = 12MHz / 2)					
TINATE	TICLOCK	Max overflow interval	One step = max/256				
000	Fcpu/256	2.796 s	42.67 us				
001	Fcpu/128	1.398 s	21.33 us				
010	Fcpu/64	699.051 ms	10.67 us				
011	Fcpu/32	349.525 ms	5.33 us				
100	Fcpu/16	174.763 ms	2.67 us				
101	Fcpu/8	87.381 ms	1.33 us				
110	Fcpu/4	43.691 ms	0.67 us				
111	Fcpu/2	21.845 ms	0.33 us				

8.3.4 T1 TIMER OPERATION SEQUENCE

T1 timer operation sequence of setup T1 timer is as following.

Stop T1 timer counting, disable T1 interrupt function and clear T1 interrupt request flag.

B0BCLR FT1ENB ; T1 timer.

B0BCLR FT1IEN ; T1 interrupt function is disabled.
B0BCLR FT1IRQ ; T1 interrupt request flag is cleared.



Set T1 timer rate.

MOV A, #0xxx0000b ;The T1 rate control bits exist in bit4~bit6 of T1M. The

; value is from x000xxxxb~x111xxxxb.

B0MOV T1M,A ; T1 timer is disabled.

Set T1 interrupt interval time.

MOV A,#0E5H

B0MOV T1C_L,A ; Set T1C_L value.

MOV A,#48H

B0MOV T1C_H,A ; Set T1C_H value.

Set T1 timer function mode.

B0BSET FT1IEN ; Enable T1 interrupt function.

Enable T1 timer.

B0BSET FT1ENB ; Enable T1 timer.



9 UNIVERSAL SERIAL BUS (USB)

9.1 OVERVIEW

The USB is the answer to connectivity for the PC architecture. A fast, bi-directional, isochronous, low-cost, dynamically attachable serial interface is consistent with the requirements of the PC platform of today and tomorrow. The SONIX USB microcontrollers are optimized for human-interface computer peripherals such as a mouse, joystick, game pad and voice headset.

USB Specification Compliance

- P- Conforms to USB specifications, Version 2.0.
- P- Supports 1 Full-speed USB device address.
- P- Supports 1 control endpoint, 4 interrupt endpoints and 2 isochronous endpoints.
- Integrated USB transceiver.
- 5V to 3.3V regulator output for D+ 1.5K internal resistor pull up.

9.2 USB MACHINE

The USB machine allows the microcontroller to communicate with the USB host. The hardware handles the following USB bus activity independently of the microcontroller.

The USB machine will do:

- Translate the encoded received data and format the data to be transmitted on the bus.
- CRC checking and generation by hardware. If CRC is not correct, hardware will not send any response to USB host.
- Send and update the data toggle bit (Data1/0) automatically by hardware.
- · Send appropriate ACK/NAK/STALL handshakes.
- SETUP, IN, or OUT Token type identification. Set the appropriate bit once a valid token is received.
- Place valid received data in the appropriate endpoint FIFOs.
- Bit stuffing/unstuffing.
- Address checking. Ignore the transactions not addressed to the device.
- · Endpoint checking. Check the endpoint's request from USB host, and set the appropriate bit of registers.

Firmware is required to handle the rest of the following tasks:

- · Coordinate enumeration by decoding USB device requests.
- Fill and empty the FIFOs.
- · Suspend/Resume coordination.
- Remote wake up function.
- Determine the right interrupt request of USB communication.



9.3 USB INTERRUPT

The USB function will accept the USB host command and generate the relative interrupts, and the program counter will go to 0x08 vector. Firmware is required to check the USB status bit to realize what request comes from the USB host. The USB function interrupt is generated when:

- The endpoint 0 is set to accept a SETUP token.
- The device receives an ACK handshake after a successful read transaction (IN) from the host.
- If the endpoint is in ACK OUT modes, an interrupt is generated when data is received.
- The USB host send USB suspend request to the device.
- · USB bus reset event occurs.
- The USB endpoints interrupt after a USB transaction complete is on the bus.
- The SOF packet received if the SOF interrupt enable.
- The NAK handshaking when the NAK interrupt enable.

The following examples show how to avoid the error of reading or writing the endpoint FIFOs and to do the right USB request routine according to the flag.

9.4 USB ENUMERATION

A typical USB enumeration sequence is shown below.

- The host computer sends a SETUP packet followed by a DATA packet to USB address 0 requesting the Device descriptor.
- 2. Firmware decodes the request and retrieves its Device descriptor from the program memory tables.
- The host computer performs a control read sequence and Firmware responds by sending the Device descriptor over the USB bus, via the on-chip FIFO.
- 4. After receiving the descriptor, the host sends a SETUP packet followed by a DATA packet to address 0 assigning a new USB address to the device.
- 5. Firmware stores the new address in its USB Device Address Register after the no-data control sequence completes.
- 6. The host sends a request for the Device descriptor using the new USB address.
- 7. Firmware decodes the request and retrieves the Device descriptor from program memory tables.
- 8. The host performs a control read sequence and Firmware responds by sending its Device descriptor over the USB bus.
- 9. The host generates control reads from the device to request the Configuration and Report descriptors.
- 10. Once the device receives a Set Configuration request, its functions may now be used.
- 11. Firmware should take appropriate action for Endpoint 1~6 transactions, which may occur from this point.



9.5 USB REGISTERS

9.5.1 USB DEVICE ADDRESS REGISTER

The USB Device Address Register (UDA) contains a 7-bit USB device address and one bit to enable the USB function.

This register is cleared during a reset, setting the USB device address to zero and disable the USB function.

090H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
UDA	UDE	UDA6	UDA5	UDA4	UDA3	UDA2	UDA1	UDA0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

Bit [6:0] UDA [6:0]: These bits must be set by firmware during the USB enumeration process (i.e., SetAddress) to the non-zero address assigned by the USB host.

Bit 7 UDE: Device Function Enable. This bit must be enabled by firmware to enable the USB device function.

After the bit is set, the D+ will pull up automatically to indicate the full speed device to the USB host.

- 0 = Disable USB device function.
- 1 = Enable USB device function.

9.5.2 USB STATUS REGISTER

The USB status register indicates the status of USB.

091H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
USTATUS			SOF	BUS_RST	SUSPEND	EP0_SETUP	EP0_IN	EP0_OUT
Read/Write			R/W	R	R	R/W	R/W	R/W
After reset			0	0	0	0	0	0

- **Bit 0 EP0_OUT**: Endpoint 0 OUT Token Received.
 - 0 = Endpoint 0 has no OUT token received.
 - 1 = A valid OUT packet has been received. The bit is set to 1 after the last received packet in an OUT transaction.
- Bit 1 EP0_IN: Endpoint 0 IN Token Received.
 - 0 = Endpoint 0 has no IN token received.
 - 1 = A valid IN packet has been received. The bit is set to 1 after the last received packet in an IN transaction.
- Bit 2 EP0_SETUP: Endpoint 0 SETUP Token Received.
 - 0 = Endpoint 0 has no SETUP token received.
 - 1 = A valid SETUP packet has been received. The bit is set to 1 after the last received packet in an SETUP transaction. While the bit is set to 1, the HOST can not write any data in to EP0 FIFO. This prevents SIE from overwriting an incoming SETUP transaction before firmware has a chance to read the SETUP data.



Bit 3 SUSPEND: indicate USB suspend status.

0 = Non-suspend status. When MCU wakeup from sleep mode by USB resume wakeup request, the bit will changes from 1 to 0 automatically.

1 = Set to 1 by hardware when USB suspend request.

Bit 4 BUS_RST: USB bus reset.

0 = Non-USB bus reset.

1 = Set to 1 by hardware when USB bus reset request.

Bit 4 SOF: Indicate the USB SIE's SOF packet is received

0 = Non USB SIE's SOF packet received.

1 = If SOF_INT_EN = 1 then this bit will set to 1 by hardware when the SOF packet is received. Otherwise the bit will always be 0. Clear this bit and also the bit 7 of INTRQ register (0x C8) by firmware.

9.5.3 USB DATA COUNT REGISTER

The USB EP0 OUT token data byte counter.

092H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
EP0OUT_CNT				UEP0OC4	UEP0OC3	UEP0OC2	UEP0OC1	UEP0OC0
Read/Write				R/W	R/W	R/W	R/W	R/W
After reset				0	0	0	0	0

Bit [4:0] UEPOC [4:0]: USB endpoint 0 OUT token data counter.

9.5.4 USB ENABLE CONTROL REGISTER

The register control the regulator output 3.3 volts enable, SOF packet receive interrupt, NAK handshaking interrupt and D+ internal 1.5k ohm pull up.

093H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
USB INT EN	REG EN	DP UP EN	SOF INT EN				EP2NAK	EP1NAK
USB_IIVI_EIV	KEG_EN	DF_OF_EIN	SOF_INT_EN				_INT_EN	_INT_EN
Read/Write	R/W	R/W	R/W				R/W	R/W
After reset	1	0	0				0	0

Bit [1:0] EPXNAK_INT_EN [1:0]: EP1~EP2 NAK transaction interrupts enable control bits.

0 = Disable NAK transaction interrupt request.

1 = Enable NAK transaction interrupt request.

Bit [5] SOF INT EN: USB SIE's SOF packet receive interrupt enable.

Clear the bit and the bit 7 of INTEN register (0x C9)

= Disable USB SIE's SOF interrupt request.

Set the bit and the bit 7 of INTEN register (0x C9) to 1

= Enable USB SIE's SOF interrupt request. The



Bit [6] DP_UP_EN: D+ internal 1.5k ohm pull up resistor control bit.

0 = Disable D+ pull up 1.5k ohm to 3.3volts.

1 = Enable D+ pull up 1.5k ohm to 3.3volts.

Bit [7] REG_EN: 3.3volts Regulator control bit.

0 = Disable regulator output 3.3volts.

1 = Enable regulator output 3.3volts.

9.5.5 USB endpoint's ACK handshaking flag REGISTER

The status of endpoint's ACK transaction.

094H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
EP_ACK			EP6_OUT	EP5_IN			EP2_ACK	EP1_ACK
Read/Write			R/W	R/W			R/W	R/W
After reset			0	0			0	0

Bit [1:0] EPX_ACK [1:0]: EP1~EP2 ACK transaction. The bit is set whenever the endpoint that completes with an ACK received.

0 = the endpoint (interrupt pipe) doesn't complete with an ACK.

1 = the endpoint (interrupt pipe) complete with an ACK.

Bit [4] EP5_IN: Endpoint 5's IN token transaction. The bit is set whenever the endpoint 5 IN token completes.

0 = the endpoint transaction doesn't complete.

1 = the endpoint transaction complete.

Bit [5] EP6_OUT: Endpoint 6's OUT token transaction. The bit is set whenever the endpoint 6 OUT token completes.

0 = the endpoint transaction doesn't complete.

1 = the endpoint transaction complete.

9.5.6 USB endpoint's NAK handshaking flag REGISTER

The status of endpoint's NAK transaction.

095H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
EP_NAK							EP2_NAK	EP1_NAK
Read/Write							R/W	R/W
After reset							0	0

Bit [1:0] EPX_NAK [1:0]: EP1~EP2 NAK transaction. The bit is set whenever the endpoint that completes with an NAK received.



0 = the EPXNAK_INT_EN = 0 or the endpoint (interrupt pipe) doesn't complete with an NAK.

1 = the EPXNAK_INT_EN = 1 and the endpoint (interrupt pipe) complete with an NAK.

9.5.7 USB ENDPOINT 0 ENABLE REGISTER

An endpoint 0 (EP0) is used to initialize and control the USB device. EP0 is bi-directional (Control pipe), as the device, can both receive and transmit data, which provides to access the device configuration information and allows generic USB status and control accesses.

096H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
UE0R	-	UE0M1	UE0M0	-	UE0C3	UE0C	UE0C1	UE0C0
Read/Write	-	R/W	R/W	-	R/W	R/W	R/W	R/W
After reset	-	0	0	-	0	0	0	0

Bit [3:0] UEOC [3:0]: Indicate the number of data bytes in a transaction: For IN transactions, firmware loads the count with the number of bytes to be transmitted to the host from the endpoint 0 FIFO.

Bit [6:5] UEOM [1:0]: The endpoint 0 modes determine how the SIE responds to USB traffic that the host sends to the endpoint 0. For example, if the endpoint 0's mode bit is set to 00 that is NAK IN/OUT mode as shown in *Table*, The USB SIE will send NAK handshakes in response to any IN/OUT token set to the endpoint 0. The bit 5 UEOM0 will auto reset to zero when the ACK transaction complete.

USB endpoint 0's mode table

UE0M1	UE0M0	IN/OUT Token Handshake				
0	0	NAK				
0	1	ACK				
1	0	STALL				
1	1	STALL				

9.5.8 USB ENDPOINT 1 ENABLE REGISTER

The communication with the USB host using endpoint 1, endpoint 1's FIFO is implemented as 16 bytes of dedicated RAM. The endpoint1 is an interrupt endpoint.

097H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
UE1R	UE1E	UE1M1	UE1M0	UE1C4	UE1C3	UE1C	UE1C1	UE1C0
Read/Write	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

Bit [4:0] UE1C [4:0]: Indicate the number of data bytes in a transaction: For IN transactions, firmware loads the count with the number of bytes to be transmitted to the host from the endpoint 1 FIFO.



Bit [6:5] UE1M [1:0]: The endpoint 1 modes determine how the SIE responds to USB traffic that the host sends to the endpoint 1. For example, if the endpoint 1's mode bit is set to 00 that is NAK IN/OUT mode as shown in *Table*, The USB SIE will send NAK handshakes in response to any IN/OUT token set to the endpoint 1. The bit 5 UE1M0 will auto reset to zero when the ACK transaction complete.

USB endpoint 1's mode table

UE1M1	UE1M0	IN/OUT Token Handshake				
0	0	NAK				
0	1	ACK				
1	0	STALL				
1	1	STALL				

Bit 7 UE1E: USB endpoint 1 function enable bit.

0 = disable USB endpoint 1 function.

1 = enable USB endpoint 1 function.

9.5.9 USB ENDPOINT 2 ENABLE REGISTER

The communication with the USB host using endpoint 2, endpoint 2's FIFO is implemented as 16 bytes of dedicated RAM. The endpoint 2 is an interrupt endpoint.

098H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
UE2R	UE2E	UE2M1	UE2M0	UE2C4	UE2C3	UE2C	UE2C1	UE2C0
Read/Write	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

Bit [4:0] UE2C [4:0]: Indicate the number of data bytes in a transaction: For IN transactions, firmware loads the count with the number of bytes to be transmitted to the host from the endpoint 2 FIFO.

Bit [6:5] UE2M [1:0]: The endpoint 2 modes determine how the SIE responds to USB traffic that the host sends to the endpoint 2. For example, if the endpoint 2's mode bit is set to 00 that is NAK IN/OUT mode as shown in *Table,* The USB SIE will send NAK handshakes in response to any IN/OUT token set to the endpoint 2. The bit 5 UE2M0 will auto reset to zero when the ACK transaction complete.

USB endpoint 2's mode table

UE2M1	UE2M0 IN/OUT Token Hands			
0	0	NAK		
0	1	ACK		
1	0	STALL		
1	1	STALL		



Bit 7 UE2E: USB endpoint 2 function enable bit.

0 = disable USB endpoint 2 function.

1 = enable USB endpoint 2 function.

9.5.10 USB ENDPOINT 5 & 6 ENABLE REGISTER

09BH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
UEER							UE6E	UE5E
Read/Write							R/W	R/W
After reset							0	0

Bit [0] UE5E: USB endpoint 5 function enable bit.

0 = disable USB endpoint 5 function.

1 = enable USB endpoint 5 function.

Bit [1] UE6E: USB endpoint 6 function enable bit.

0 = disable USB endpoint 6 function.

1 = enable USB endpoint 6 function.

9.5.11 USB ENDPOINT 5 IN TOKEN COUNTER REGISTER

The endpoint 5's IN TOKEN counter register

09CH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
EP5IN CNT			EP5IN	EP5IN	EP5IN	EP5IN	EP5IN	EP5IN
EFSIN_CIVI			_CNT_5	_CNT_4	_CNT_3	_CNT_2	_CNT_1	_CNT_0
Read/Write			R/W	R/W	R/W	R/W	R/W	R/W
After reset			0	0	0	0	0	0

Bit [5:0] EP5IN_CNT: USB endpoint 5 IN Token counter register.

9.5.12 USB ENDPOINT 6 OUT TOKEN COUNTER REGISTER

The endpoint 6's OUT TOKEN counter register

09EH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
EP6OUT_C	EP6OUT_C	EP6OUT_C	EP6OUT_C	EP6OUT_C	EP6OUT_C	EP6OUT_C	EP6OUT_C	EP6OUT_C
NT_L	NT_7	NT_6	NT_5	NT_4	NT_3	NT_2	NT_1	NT_0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

09FH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
EP6OUT_C								EP6OUT_C
NT_H								NT_8
Read/Write								R/W
After reset								0



{Bit[0] EP6OUT_CNT_H, Bit [7:0] EP6OUT_CNT_L}: USB endpoint 6 OUT Token counter register.

9.5.13 USB DATA POINTER REGISTER

USB FIFO address pointer. Use the point to set the FIFO address for reading data from USB FIFO and writing data to USB FIFO.

0A3H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
UDP0_L	UDP07	UDP06	UDP05	UDP04	UDP03	UDP02	UDP01	UDP00
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

0A4H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
UDP0_H	WE0	RE0						UDP08
Read/Write	R/W	R/W						R/W
After reset	0	0						0

Address [07]~address [00]: data buffer for endpoint 0.

Address [1F]~address [10]: data buffer for endpoint 1.

Address [2F]~address [20]: data buffer for endpoint 2.

Address [37]~address [30]: data buffer for endpoint 3.

Address [3F]~address [38]: data buffer for endpoint 4.

Address [5F]~address [40]: data buffer for endpoint 5.

Address [1DF]~address [60]: data buffer for endpoint 6.

Bit [6] RE0: Read data from USB FIFO's control bit.

0 = Read disable.

1 = Read enable.

Bit [7] WE0: Write data to USB FIFO's control bit.

0 = Write disable.

1 = Write enable.

9.5.15 USB DATA REGISTER

0A5H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
UDR0_R	UDR0_R7	UDR0_R6	UDR0_R5	UDR0_R4	UDR0_R3	UDR0_R2	UDR0_R1	UDR0_R0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

UDR0_W_R: Read the data from USB FIFO which UDP0_L & UDP0_H point to.

0A6H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
UDR0_W	UDR0_W7	UDR0_W6	UDR0_W5	UDR0_W4	UDR0_W3	UDR0_W2	UDR0_W1	UDR0_W0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0



UDR0_W: Write the data to USB FIFO which UDP0_L & UDP0_H point to.

9.5.16 USB ENDPOINT OUT TOKEN DATA BYTES COUNTER

Endpoint 1's OUT TOKEN DATA BYTES COUNTER.

0A7H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
EP1OUT_CNT	ı	ı	ı	UEP10C4	UEP10C3	UEP10C2	UEP10C1	UEP10C0
Read/Write	-	-	-	R/W	R/W	R/W	R/W	R/W
After reset	-	-	-	0	0	0	0	0

Bit [4:0] UEP1CX: Bytes counter of EP1 token data. Reset by firmware.

Endpoint 2's OUT TOKEN DATA BYTES COUNTER.

H8A0	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
EP2OUT_CNT	-	-	-	UEP2OC4	UEP2OC3	UEP2OC2	UEP2OC1	UEP2OC0
Read/Write	-	-	-	R/W	R/W	R/W	R/W	R/W
After reset	-	-	-	0	0	0	0	0

Bit [4:0] UEP2CX: Bytes counter of EP2 token data. Reset by firmware.

9.5.17 UPID REGISTER

Forcing bits allow firmware to directly drive the D+ and D- pins.

0ABH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
UPID	-	-	-	-	-	UBDE	DDP	DDN
Read/Write	-	-	-	-	-	R/W	R/W	R/W
After reset			-	-	-	0	0	0

Bit 0 DDN: Drive D- on the USB bus.

0 = drive D- low.

1 = drive D- high.

Bit 1 DDP: drive D+ on the USB bus.

0 = drive D+ low.

1 = drive D+ high.

Bit 2 UBDE: Enable to direct drive USB bus.

0 = disable.

1 = enable.




10 SERIAL INPUT/OUTPUT TRANSCEIVER

10.1 OVERVIEW

The SIO (serial input/output) transceiver allows high-speed synchronous data transfer between the SN8P2230 series MCU and peripheral devices or between several SN8P2230 devices. These peripheral devices may be Serial EEPROMs, shift registers, display drivers, etc. The SN8P2230 SIO features include the following:

- Full-duplex, 3-wire synchronous data transfer
- TX/RX or TX Only mode
- Master (SCK is clock output) operation
- MSB/LSB first data transfer
- SO (P5.2) is programmable open-drain output pin for multiple salve devices application
- Two programmable bit rates (Only in master mode)
- End-of-Transfer interrupt


The SIOM register can control SIO operating function, such as: transmit/receive, clock rate, transfer edge and starting this circuit. This SIO circuit will transmit or receive 8-bit data automatically by setting SENB and START bits in SIOM register. The SIOB is an 8-bit buffer, which is designed to store transfer data. SIOC and SIOR are designed to generate SIO's clock source with auto-reload function. The 3-bit I/O counter can monitor the operation of SIO and announce an interrupt request after transmitting/receiving 8-bit data. After transferring 8-bit data, this circuit will be disabled automatically and re-transfer data by programming SIOM register.



SIO Interface Circuit Diagram



The system is single-buffered in the transmit direction and double-buffered in the receive direction. This means that bytes to be transmitted cannot be written to the SIOB Data Register before the entire shift cycle is completed. When receiving data, however, a received byte must be read from the SIOB Data Register before the next byte has been completely shifted in. Otherwise, the first byte is lost. Following figure shows a typical SIO transfer between two SN8P2230 micro-controllers. Master MCU sends SCK for initial the data transfer. Both master and slave MCU must work in the same clock edge direction, and then both controllers would send and receive data at the same time.




SIO Data Transfer Diagram

The SIO data transfer timing as following figure:

MLSB	SEDGE	SP	Diagram
0	0	0	bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0
0	1	0	bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0
0	0	1	
0	1	1	bit7 \ bit6 \ \ bit5 \ \ bit4 \ \ bit3 \ \ bit2 \ \ bit1 \ \ bit0 \
1	0	0	bit0 bit1 bit2 bit3 bit4 bit5 bit6 bit7





SIO Data Transfer Timing



10.2 SIOM MODE REGISTER

0B4H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SIOM	SENB	START	SRATE1	SRATE0	MLSB	SCKMD	SEDGE	SP
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

Bit 7 **SENB:** SIO function control bit.

0 = Disable (P5.0~P5.2 is general purpose I/O port).

1 = Enable (P5.0~P5.2 is SIO pins).

Bit 6 START: SIO progress control bit.

0 = End of transfer.

1 = Progressing.

Bit [5:4] SRATE1:0: SIO's transfer rate select bit. These 2-bits are workless when SCKMD=1.

00 = Fcpu.

01 = Fcpu/32

10 = Fcpu/16

11 = Fcpu/8.

Bit 3 MLSB: MSB/LSB transfer first.

0 = MSB transmit first.

1 = LSB transmit first.

Bit 2 **SCKMD:** SIO's clock mode select bit.

0 = Internal.

1 = Reservel.

Bit 1 **SEDGE:** SIO's transfer clock edge select bit.

0 = Rising edge.

1 = Falling edge.

Bit 0 SP: The Clock Phase bit controls the phase of the clock on which data is sampled.

0 = Data receive at the second clock phase.

1 = Data receive at the first clock phase. (The setting support only when SRATE = 00 and the SIOR register's value is between 0 to 0Xfe.

- * Note: 1. If SCKMD=0 for internal clock, the SIO is in MASTER mode.
 - 2. Don't set SENB and START bits in the same time. That makes the SIO function error.
 - 3. When SP = 1, the SIO function only support the SRATE = 00 and the SIOR register's value = $0x0 \sim 0Xfe$.

Because SIO function is shared with Port5 for P5.0 as SCK, P5.1 as SDI and P5.2 as SDO.

The following table shown the Port5[2:0] I/O mode behavior and setting when SIO function enable and disable.

SENB=1 (SIO	SENB=1 (SIO Function Enable)									
P5.0/SCK	(SCKMD=0)	P5.0 will change to Output mode automatically, no matter what								
	SIO source = Internal clock	P5M setting								
P5.1/SDI	P5.1 must be set as Input mode	in P5M ,or the SIO function will be abnormal								
P5.2/SDO	SIO = Transmitter/Receiver	P5.2 will change to Output mode automatically, no matter what P5M setting								
SENB=0 (SIO	Function Disable)									
P5.0/P5.1/P5.	P5.0/P5.1/P5.2 Port5[2:0] I/O mode are fully controlled by P5M when SIO function is disable									



10.3 SIOB DATA BUFFER

0B6H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SIOB	SIOB7	SIOB6	SIOB5	SIOB4	SIOB3	SIOB2	SIOB1	SIOB0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

SIOB is the SIO data buffer register. It stores serial I/O transmit and receive data.

10.4 SIOR REGISTER DESCRIPTION

0B5H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SIOR	SIOR7	SIOR6	SIOR5	SIOR4	SIOR3	SIOR2	SIOR1	SIOR0
Read/Write	W	W	W	W	W	W	W	W
After reset	0	0	0	0	0	0	0	0

The SIOR is designed for the SIO counter to reload the counted value when end of counting. It is like a post-scaler of SIO clock source and let SIO has more flexible to setting SCK range. Users can set the SIOR value to setup SIO transfer time. To setup SIOR value equation to desire transfer time is as following.

SCK frequency = SIO rate / (256 - SIOR);

Example: Setup the SIO clock to be 5KHz. Fosc = 3.58MHz. SIO's rate = Fcpu = Fosc/4.



Example: Master, duplex transfer and transmit data on rising edge

MOV A,TXDATA
B0MOV SIOB,A
MOV A,#0FEH
B0MOV SIOR,A

; Set SIO clock

MOV A,#1000000B B0MOV SIOM,A ; Setup SIOM and enable SIO function.

; Load transmitted data into SIOB register.

BOBSET FSTART CHK_END:

; Start transfer and receiving SIO data.

; Save SIOB data into RXDATA buffer.

B0BTS0 FSTART JMP CHK_END

; Wait the end of SIO operation.

BOMOV A,SIOB MOV RXDATA,A



INSTRUCTION TABLE

Field	Mnemo	nic	Description	С	DC	Ζ	Cycle
	MOV	A,M	$A \leftarrow M$	-	-	V	1
М	MOV	M,A	M ← A	-	-	-	1
0	B0MOV	A,M	$A \leftarrow M \text{ (bank 0)}$	-	-	√	1
V	B0MOV	M,A	$M (bank 0) \leftarrow A$	-	-	-	1
Ε	MOV	A,I	A←I	-	-	-	1
	B0MOV	M,I	M ← I, "M" only supports 0x80~0x87 registers (e.g. PFLAG,R,Y,Z)	-	-	-	1
	XCH	A,M	$A \leftarrow \rightarrow M$	-	-	-	1+N
	B0XCH	A,M	$A \leftarrow \rightarrow M$ (bank 0)	-	-	-	1+N
	MOVC		$R, A \leftarrow ROM[Y,Z]$	-	-	-	2
	ADC	A,M	A ← A + M + C, if occur carry, then C=1, else C=0				1
Α	ADC	M,A	$M \leftarrow A + M + C$, if occur carry, then C=1, else C=0		$\sqrt{}$		1+N
R	ADD	A,M	A (A + M, if occur carry, then C=1, else C=0		√	√	1
I	ADD	M,A	M (A + M, if occur carry, then C=1, else C=0	V	√	√	1+N
Т	B0ADD	M,A	M (bank 0) (M (bank 0) + A, if occur carry, then C=1, else C=0	√	√	√	1+N
Н	ADD	A,I	A (A + I, if occur carry, then C=1, else C=0	√,	√ .	√	1
M	SBC	A,M	A (A – M - /C, if occur borrow, then C=0, else C=1	√,	√ ,	√	1
E	SBC	M,A	M (A – M - /C, if occur borrow, then C=0, else C=1	√	√	√	1+N
T	SUB	A,M	A (A – M, if occur borrow, then C=0, else C=1	1	√	1	1
C	SUB SUB	M,A	M (A – M, if occur borrow, then C=0, else C=1	√ √	√ ./	√ ./	1+N 1
C		A,I	A ← A − I, if occur borrow, then C=0, else C=1		√	√ /	
	AND	A,M	A ← A and M	-	-	√	1
L	AND AND	M,A	M ← A and M	-	-	√ √	1+N
O G	OR	A,I A,M	A ← A and I A ← A or M	-	-	√ √	1
ı	OR	M,A	M ← A or M	-	-	√ √	1+N
Ċ	OR	A,I	M ← A or I	_	_	1	1
	XOR	A,M	A ← A xor M	_	_	√ √	1
	XOR	M,A	M ← A xor M	_	_	1	1+N
	XOR	A,I	$A \leftarrow A \text{ xor } I$	-	-	V	1
	SWAP	M	A (b3~b0, b7~b4) ←M(b7~b4, b3~b0)	_	_	-	1
Р	SWAPM	M	$M(b3\sim b0, b7\sim b4) \leftarrow M(b7\sim b4, b3\sim b0)$	-	_	-	1+N
R	RRC	M	A ← RRC M	√	-	-	1
0	RRCM	M	M ← RRC M	V	-	-	1+N
С	RLC	М	A ← RLC M	V	-	-	1
E	RLCM	M	M ← RLC M	√	-	-	1+N
S	CLR	M	$M \leftarrow 0$	-	-	-	1
S	BCLR	M.b	M.b ← 0	-	-	-	1+N
	BSET	M.b	M.b ← 1	-	-	-	1+N
	B0BCLR	M.b	$M(bank 0).b \leftarrow 0$	-	-	-	1+N
	B0BSET	M.b	M(bank 0).b ← 1	-	-	-	1+N
	CMPRS	A,I	$ZF,C \leftarrow A - I$, If A = I, then skip next instruction		-		1 + S
В	CMPRS	A,M	$ZF,C \leftarrow A - M$, If A = M, then skip next instruction		-		1 + S
R	INCS	M	A ← M + 1, If A = 0, then skip next instruction	-	-	-	1+ S
Α	INCMS	M	$M \leftarrow M + 1$, If $M = 0$, then skip next instruction	-	-	-	1+N+S
N	DECS	M	$A \leftarrow M - 1$, If $A = 0$, then skip next instruction	-	-	-	1+ S
С	DECMS	M	$M \leftarrow M - 1$, If $M = 0$, then skip next instruction	-	-	-	1+N+S
Н	BTS0	M.b	If M.b = 0, then skip next instruction	-	-	-	1 + S
	BTS1	M.b	If M.b = 1, then skip next instruction	-	-	-	1 + S
	B0BTS0	M.b	If M(bank 0).b = 0, then skip next instruction	-	-		1 + S
	B0BTS1 JMP	M.b d	If M(bank 0).b = 1, then skip next instruction	-	-	-	1 + S 2
	CALL	d	PC15/14 ← RomPages1/0, PC13~PC0 ← d Stack ← PC15~PC0, PC15/14 ← RomPages1/0, PC13~PC0 ← d	_	-	-	2
N /		u			_		
М	RET		PC ← Stack	-	-	-	2
	RETI		PC ← Stack, and to enable global interrupt	-	-	-	2
S C	PUSH POP		To push ACC and PFLAG (except NT0, NPD bit) into buffers. To pop ACC and PFLAG (except NT0, NPD bit) from buffers.	- √	- 1	-	1
	NOP		No operation	_ V	√ -	√	1
	INOI		ino operation	_		-	I

Note: 1. "M" is system register or RAM. If "M" is system registers then "N" = 0, otherwise "N" = 1.

2. If branch condition is true then "S = 1", otherwise "S = 0".




12 DEVELOPMENT TOOL

SONIX provides ICE (in circuit emulation), IDE (Integrated Development Environment), EV-kit and firmware library for USB application development. ICE and EV-kit are external hardware devices and IDE is a friendly user interface for firmware development and emulation.

12.1 ICE (In Circuit Emulation)

The ICE called "SN8ICE2K-FS_USB_V2.1"





12.2 SN8P2236 EV-kit

SN8P2230 EV-kit includes ICE interface, GPIO interface, USB interface, and VREG 3.3V power supply.

- ICE Interface: Interface connected to SN8ICE2K FSUSB V2.1.
- GPIO Interface: SN8P2236/2238 and SN8P2234 DIP form connector.
- USB Interface: USB Mini-B connector.
- VREG 3.3V Power Supply: Use SN8P2213's VREG to supply 3.3V power for SN8P2230's VREG pin.
- Level Shift Interface: Interface to provide the level shift of P51, P20, and P21 between 3.3V to 5V.

The outline of SN8P2230 EV-kit is as following.



- J7: Jumper to connect between the 5V VDD from SN8ICE2K_FSUSB_V2.1 and VDD_IC on SN8P2236/2238 and SN8P2234 DIP form socket.
- U1, U2: SN8P2236/2238 and SN8P2236 DIP form connector for user's target board.
- U3: SN8P2213 to supply 3.3V power for VREG pin.
- U4: Level Shift IC to provide the level shift of P51, P20, and P21 between 3.3V to 5V.
- J2: Jumper selector for P51. The default setting is that P51 and P51_5V are short. If user sets P51 as input mode connected to other device with 3.3V interface, P51_5V and P51_3V to 5V should be short.
- J3: Jumper selector for P20. The jumper setting is the same as that of J2.
- J4: Jumper selector for P21. The jumper setting is the same as that of J2.
- J10: USB Mini-B connector.



13 ELECTRICAL CHARACTERISTIC

13.1 ABSOLUTE MAXIMUM RATING

Supply voltage (Vdd)	0.3V ~ 6.0V
Input in voltage (Vin)	
Operating ambient temperature (Topr)	
SN8P2233J, SN8P2234/36P, SN8P2234S, SN8P2234X, SN8P2238Q	
Storage ambient temperature (Tstor)	_30°C ~ + 125°C
g ()	

13.2 ELECTRICAL CHARACTERISTIC

(All of voltages refer to Vss, Vdd = 5.0V, fosc = 6MHz, ambient temperature is 25°C unless otherwise note.)

PARAMETER	SYM.		RIPTION	MIN.	TYP.	MAX.	UNIT
On a marking	Vdd1	Normal mode except US		4.0	5	5.5	V
Operating voltage		specifications, Vpp = Vdo	d		_		·
RAM Data Retention voltage	Vdd2 Vdr	USB mode		4.25	5 1.5*	5.25	V
Vdd rise rate	Var	Vdd rise rate to ensure p	ower on reset	0.05	1.5	-	V/ms
vuu lise late	ViL1	P0, P1, P3 input ports	ower-on reset	Vss	_	0.3Vdd	V
Input Low Voltage	ViL2	P2, P5 input ports		Vss	_	0.3VREG	V
input Zon Voltago	ViL3	Reset pin	Vss	_	0.2Vdd	V	
	ViH1	P0, P1, P3 input ports		0.7Vdd	-	Vdd	V
	ViH2	P2, P5 input ports		0.7VREG	-	Vdd	V
Input High Voltage	ViH3	Reset pin		0.9Vdd	-	Vdd	V
Reset pin leakage current	llekg	Vin = Vdd		_	_	2	Ua
I/O port pull-up resistor	Rup	Vin = Vss , Vdd = 5V		50	100	150	ΚΩ
I/O port input leakage current	llekg	Pull-up resistor disable,	Vin = Vdd	-	-	2	Ua
I/O output source current	loH	Vop = Vdd – 0.5V	VIII – Vaa	10	12*		
sink current	loL	Vop = Vss + 0.5V		10	15*		Ма
INTn trigger pulse width	Tint0	INT0 interrupt request pu	ulse width	2/fcpu	-	-	cycle
Regulator current	IVREG	Max Regulator Output Vcc > 4.35 volt with 10			60	Ма	
Regulator GND current	IVREGNI	No loading. Reg pin o enable)	No loading. Reg pin output 3.3V ((Regulator enable)			120	Ua
Regulator Output voltage	Vreg1	Vcc > 4.35V, 0 < temp I VREG \leq 60 Ma with 1	3.0		3.6	V	
Regulator Output voltage	Vreg2	Vcc > 4.35V, 0 < temp IVREG ≦ 25 Ma with 1	·	3.1		3.6	V
	ldd1	normal Mode (No loading, Fcpu = Fosc/4)	Vdd= 5V, 12Mhz	-	5	10	Ма
Supply Current	ldd2	Slow Mode (Internal low RC)	Vdd= 5V, 32Khz	-	20	40	Ua
(Regulator disable)	ldd3	Sleep Mode	Vdd= 5V	-	10	20	Ua
	ldd4	Green Mode (No loading, Fcpu = Fosc/4	Vdd= 5V, 12Mhz	-	2	4	Ма
		Watchdog Disable)	-	15	30	Ua	
LVD Voltage	Vdet0	Low voltage reset level.		2.0	2.4	2.9	V

P- These parameters are for design reference, not tested.




14 OTP PROGRAMMING PIN

		Prograr	nming l	nformation	of SN8P	2230 Series			
Chi	p Name	SN8P22	33J	SN8P2234	4K/S/X	SN8P22	36P	SN8P22	38Q
	r / MP Writer nnector			OTP IC / JP3 Pin Assigment					
Number	Name	Number	Pin	Number	Pin	Number	Pin		
1	VDD	9,23	VDD	7,21	VDD	11,27	VDD	7,29	VDD
2	GND	10,19	VSS	8,17	VSS	12,23	VSS	8,25	VSS
3	CLK	2	P5.0	24	P5.0	34	P5.0	36	P5.0
4	CE	-	-	_	-	-	-	-	-
5	PGM	6	P1.0	4	P1.0	4	P1.0	46	P1.0
6	OE	4	P5.1	26	P5.1	36	P5.1	38	P5.1
7	D1	-	-	_	-	-	-	-	-
8	D0	-	-	_	-	1	-	1	-
9	D3	-	-	_	-	ı	1	ı	-
10	D2	-	-	_	-	ı	1	ı	-
11	D5	-	-	_	-	ı	1	ı	-
12	D4	-	-	_	-	-	-	-	-
13	D7	-	-	_	-	-	-	-	-
14	D6	-	-	_	-	-	-	-	-
15	VDD	-	-	_	-	-	-	-	-
16	VPP	16	RST	14	RST	20	RST	22	RST
17	HLS	-	-	-	-	-	-	ı	-
18	RST	-	-	-	-	-	-	ı	-
19	-	-	-	_	-	_	-	-	-
20	ALSB/PDB	5	P1.1	3	P1.1	3	P1.1	45	P1.1



15 PACKAGE INFORMATION

15.1 QFN 24 PIN




ş	COMMON										
2	DOMENSO	ONS MILLI	METER	DIMENSIONS INCH							
Ľ.	MIN	NDM.	MAX.	MIN.	NDM.	MAX.					
Α		SEE VARIATION									
A3	0.195	0.203	0.211	0.0077	0.008	0.0083					
b	0.180	0.230	0.300	0.007	0.009	0.012					
D	3.925	4.0	4.075	0.154	0.157	0.160					
Ε	3.925	4.0	4.075	0.154	0.157	0.160					
e		0.50 BSC	:	0.020 BSC							
			SEE '	VARIATI	ON						


\$			VARIAT						
j ģ	DIMENSI	ONS MILLI	METER	DIMENSIONS INCH		СН	REF		
	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.			
TOFN	0.70	0.75	0.80	0.027	0.029	0.031	WIVERY VERY THIN		
QFN	0.85	0.90	0.95	0.033	0.035	0.037	V: VERY THIN		

PAD SIZE	DIMENSI	ONS MOLLS	METER	DOMENSIONS INCH		REF		
	MIN.	NOM.	MAX.	MIN.	NDM.	MAX.	1	
118×118	0.30	0.35	0.40	0.012	0.014	0.016	CUSTOMS A,B	



15.2 SK-DIP 28 PIN






SYMBOLS	MIN	NOR	MAX	MIN	NOR	MAX	
STWIBULS	(inc			(mm)			
Α	-	-	0.210	-	-	5.334	
A1	0.015	-	-	0.381	-	-	
A2	0.114	0.130	0.135	2.896	3.302	3.429	
D	1.390	1.390	1.400	35.306	35.306	35.560	
E		0.310		7.874			
E1	0.283	0.288	0.293	7.188	7.315	7.442	
L	0.115	0.130	0.150	2.921	3.302	3.810	
eВ	0.330	0.350	0.370	8.382	8.890	9.398	
θ°	0 °	7°	15°	0 °	7°	15°	



15.3 SOP 28 PIN





SYMBOLS	MIN	NOR	MAX	MIN	NOR	MAX	
STWBULS		(inch)		(mm)			
Α	0.093	0.099	0.104	2.362	2.502	2.642	
A1	0.004	0.008	0.012	0.102	0.203	0.305	
D	0.697	0.705	0.713	17.704	17.907	18.110	
E	0.291	0.295	0.299	7.391	7.493	7.595	
Н	0.394	0.407	0.419	10.008	10.325	10.643	
L	0.016	0.033	0.050	0.406	0.838	1.270	
θ°	0 °	4 °	8°	0 °	4 °	8°	


Version 1.3




15.4 SSOP 28 PIN










DETAIL: A


SYMBOLS	MIN.	NOM.	MAX.
A	_	_	2.0
A1	0.05	_	_
A2	1.62	1.75	1.85
Ь	0.22	_	0.38
C	0.09	_	0.25
D	9.90	10.20	10.50
E	7.40	7.80	8.2 0
E1	5.D0	5.3D	5.60
e	(1.65 BSC	
L	0.55	0.75	0.95
R	0.09	_	_
a°	D,	4'	B *

UNIT: MM



15.5 P-DIP 40 PIN







SYMBOLS	MIN	NOR	MAX	MIN	NOR	MAX
	(inch)			(mm)		
Α	-	-	0.220	-	-	5.588
A1	0.015	-	-	0.381	-	-
A2	0.150	0.115	0.160	3.810	2.921	4.064
D	2.055	2.060	2.070	52.197	52.324	52.578
E	0.600			15.240		
E1	0.540	0.545	0.550	13.716	13.843	13.970
L	0.115	0.130	0.150	2.921	3.302	3.810
eВ	0.630	0.650	0.067	16.002	16.510	1.702
θ°	0 °	7°	15°	0°	7°	15°



15.6 LQFP 48 PIN








16 Marking Definition

16.1 INTRODUCTION

There are many different types in Sonix 8-bit MCU production line. This note listed the production definition of all 8-bit MCU for order or obtains information. This definition is only for Blank OTP MCU.

16.2 MARKING INDETIFICATION SYSTEM





16.3 MARKING EXAMPLE

Name	ROM Type	Device	Package	Temperature	Material
SN8P2234KB	OTP	2234	SK-DIP	0°℃~70°℃	PB-Free Package
SN8P2234SB	OTP	2234	SOP	0°℃~70°℃	PB-Free Package
SN8P2234XB	OTP	2234	SSOP	0°℃~70°℃	PB-Free Package
SN8P2234PG	OTP	2234	P-DIP	0°℃~70°℃	Green Package
SN8P2234SG	OTP	2234	SOP	0°℃~70°℃	Green Package
SN8P2234XG	OTP	2234	SSOP	0°℃~70°℃	Green Package
SN8P2233JG	OTP	2234	QFN	0°℃~70°℃	Green Package
SN8P2234W	OTP	2234	Wafer	0°℃~70°℃	-
SN8P2234H	OTP	2234	Dice	0°℃~70°℃	-

16.4 DATECODE SYSTEM

